# HG changeset patch
# User Michael Pavone <pavone@retrodev.com>
# Date 1469808872 25200
# Node ID 366c28ac6c550905c724cded312dc6b3260f496d
# Parent  11ff5726fd5eaf96ed28dbc780d0626fb9e4980b
Implement undocumented flag bits for block LD instructions

diff -r 11ff5726fd5e -r 366c28ac6c55 z80_to_x86.c
--- a/z80_to_x86.c	Fri Jul 29 00:17:40 2016 -0700
+++ b/z80_to_x86.c	Fri Jul 29 09:14:32 2016 -0700
@@ -561,7 +561,15 @@
 		zreg_to_native(opts, Z80_HL, opts->gen.scratch1);
 		call(code, opts->read_8);
 		zreg_to_native(opts, Z80_DE, opts->gen.scratch2);
+		mov_rrdisp(code, opts->gen.scratch1, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		call(code, opts->write_8);
+		mov_rdispr(code, opts->gen.context_reg, zf_off(ZF_XY), opts->gen.scratch1, SZ_B);
+		add_rr(code, opts->regs[Z80_A], opts->gen.scratch1, SZ_B);
+		mov_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		and_ir(code, 0x8, opts->gen.scratch1, SZ_B);
+		shl_ir(code, 4, opts->gen.scratch2, SZ_B);
+		or_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		mov_rrdisp(code, opts->gen.scratch2, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		cycles(&opts->gen, 2);
 		if (opts->regs[Z80_DE] >= 0) {
 			add_ir(code, 1, opts->regs[Z80_DE], SZ_W);
@@ -588,7 +596,15 @@
 		zreg_to_native(opts, Z80_HL, opts->gen.scratch1);
 		call(code, opts->read_8);
 		zreg_to_native(opts, Z80_DE, opts->gen.scratch2);
+		mov_rrdisp(code, opts->gen.scratch1, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		call(code, opts->write_8);
+		mov_rdispr(code, opts->gen.context_reg, zf_off(ZF_XY), opts->gen.scratch1, SZ_B);
+		add_rr(code, opts->regs[Z80_A], opts->gen.scratch1, SZ_B);
+		mov_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		and_ir(code, 0x8, opts->gen.scratch1, SZ_B);
+		shl_ir(code, 4, opts->gen.scratch2, SZ_B);
+		or_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		mov_rrdisp(code, opts->gen.scratch2, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		if (opts->regs[Z80_DE] >= 0) {
 			add_ir(code, 1, opts->regs[Z80_DE], SZ_W);
 		} else {
@@ -621,7 +637,15 @@
 		zreg_to_native(opts, Z80_HL, opts->gen.scratch1);
 		call(code, opts->read_8);
 		zreg_to_native(opts, Z80_DE, opts->gen.scratch2);
+		mov_rrdisp(code, opts->gen.scratch1, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		call(code, opts->write_8);
+		mov_rdispr(code, opts->gen.context_reg, zf_off(ZF_XY), opts->gen.scratch1, SZ_B);
+		add_rr(code, opts->regs[Z80_A], opts->gen.scratch1, SZ_B);
+		mov_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		and_ir(code, 0x8, opts->gen.scratch1, SZ_B);
+		shl_ir(code, 4, opts->gen.scratch2, SZ_B);
+		or_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		mov_rrdisp(code, opts->gen.scratch2, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		cycles(&opts->gen, 2);
 		if (opts->regs[Z80_DE] >= 0) {
 			sub_ir(code, 1, opts->regs[Z80_DE], SZ_W);
@@ -648,7 +672,15 @@
 		zreg_to_native(opts, Z80_HL, opts->gen.scratch1);
 		call(code, opts->read_8);
 		zreg_to_native(opts, Z80_DE, opts->gen.scratch2);
+		mov_rrdisp(code, opts->gen.scratch1, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		call(code, opts->write_8);
+		mov_rdispr(code, opts->gen.context_reg, zf_off(ZF_XY), opts->gen.scratch1, SZ_B);
+		add_rr(code, opts->regs[Z80_A], opts->gen.scratch1, SZ_B);
+		mov_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		and_ir(code, 0x8, opts->gen.scratch1, SZ_B);
+		shl_ir(code, 4, opts->gen.scratch2, SZ_B);
+		or_rr(code, opts->gen.scratch1, opts->gen.scratch2, SZ_B);
+		mov_rrdisp(code, opts->gen.scratch2, opts->gen.context_reg, zf_off(ZF_XY), SZ_B);
 		if (opts->regs[Z80_DE] >= 0) {
 			sub_ir(code, 1, opts->regs[Z80_DE], SZ_W);
 		} else {