comparison street_fighter_vram_100mhz_hsync_trig_2.ols @ 2227:eaaf28af3c94

Implement VDP read latency and invalid write delays revealed by Ti_'s instruction timing ROM
author Michael Pavone <pavone@retrodev.com>
date Mon, 05 Sep 2022 22:18:25 -0700
parents b231162c8fdd
children
comparison
equal deleted inserted replaced
2226:d15c68157288 2227:eaaf28af3c94