diff cpu_dsl.py @ 1912:00fb99805445

Skip invalid registers when dumping initial YM2612 state to VGM log
author Michael Pavone <pavone@retrodev.com>
date Sat, 28 Mar 2020 15:46:53 -0700
parents 9ab5184811ea
children 1dae90605199
line wrap: on
line diff