diff cpu_dsl.py @ 2647:3c689000e571

Fix addq.w and subq.w with address register destination in new 68K core
author Michael Pavone <pavone@retrodev.com>
date Sat, 01 Mar 2025 02:03:21 -0800
parents 47e197d40ffe
children 38c281ef57b0
line wrap: on
line diff