| Fri, 19 Apr 2013 21:36:54 -0700 |
Mike Pavone |
Fix some bugs related to sign-extension of address registers and pre-decrement amount for a7 when used as a source.
|
| Tue, 16 Apr 2013 22:29:00 -0700 |
Mike Pavone |
Make reset trigger debug exit to make it easier to test the same cases in blastem and musashi. Fix asl #1 overflow flag.
|
| Tue, 16 Apr 2013 09:31:21 -0700 |
Mike Pavone |
Small bit of cleanup
|
| Sun, 27 Jan 2013 13:07:26 -0800 |
Mike Pavone |
Fix movem reg to mem for certain addressing modes
|
| Sat, 26 Jan 2013 02:47:26 -0800 |
Mike Pavone |
Flag fixes for div, negx and not
|
| Sat, 26 Jan 2013 01:33:32 -0800 |
Mike Pavone |
Tweaks to make blastem compatible with m68k-tester
|
| Fri, 25 Jan 2013 18:39:22 -0800 |
Mike Pavone |
Fix overflow flag on ASL
|
| Thu, 17 Jan 2013 20:00:07 -0800 |
Mike Pavone |
Add instruction address logging to translator and support for reading an address log to the disassembler
|
| Thu, 17 Jan 2013 08:19:29 -0800 |
Mike Pavone |
Implement pc indexed mode as move dst
|
| Wed, 16 Jan 2013 22:40:56 -0800 |
Mike Pavone |
Implement ABCD an SBCD. Fix BTEST with register source.
|
| Tue, 15 Jan 2013 00:14:36 -0800 |
Mike Pavone |
Implement support for self-modifying code
|
| Mon, 14 Jan 2013 21:56:54 -0800 |
Mike Pavone |
Prep work for handling games that modify code in RAM
|
| Sun, 13 Jan 2013 23:48:04 -0800 |
Mike Pavone |
Fix movem.w when dest is register list
|
| Sun, 13 Jan 2013 23:06:26 -0800 |
Mike Pavone |
Fix return address for areg displacement mode JSR
|
| Sun, 13 Jan 2013 13:01:13 -0800 |
Mike Pavone |
Fix a bunch of bugs in the CPU core, add a 68K debugger
|
| Wed, 09 Jan 2013 22:31:07 -0800 |
Mike Pavone |
Fix (a7)+ src when size is byte, fix trap return address, make div with areg src decoded to invalid
|
| Wed, 09 Jan 2013 21:41:55 -0800 |
Mike Pavone |
Fix -(a7) dest when size is byte
|
| Wed, 09 Jan 2013 21:08:37 -0800 |
Mike Pavone |
Fix signed division with negative result, fix address reg destination with word-sized operand, fix cmpm decoding and code generation, fix unbalanced pop in bit instructions
|
| Tue, 08 Jan 2013 09:34:24 -0800 |
Mike Pavone |
Fix scc to set reg to 0xFF rather than 1 when the condition is true
|
| Sun, 06 Jan 2013 22:45:45 -0800 |
Mike Pavone |
Fix order of reading saved pc and swapping user and system stack pointers
|
| Sun, 06 Jan 2013 21:44:54 -0800 |
Mike Pavone |
Make sure we bail out of translation after translating an invalid instruction
|
| Sun, 06 Jan 2013 21:42:57 -0800 |
Mike Pavone |
Print a message when we try to run an invalid instruction, not when we try to translate it
|
| Sun, 06 Jan 2013 20:49:42 -0800 |
Mike Pavone |
Fix order of SR and PC saved in an exception stack frame
|
| Sun, 06 Jan 2013 18:31:17 -0800 |
Mike Pavone |
Implement areg displacement mode for jsr
|
| Sun, 06 Jan 2013 15:20:23 -0800 |
Mike Pavone |
Implement negx
|
| Sun, 06 Jan 2013 14:41:26 -0800 |
Mike Pavone |
Implement movep
|
| Sun, 06 Jan 2013 14:00:45 -0800 |
Mike Pavone |
Implement EORI CCR/SR
|
| Sun, 06 Jan 2013 13:58:33 -0800 |
Mike Pavone |
Implement RTR
|
| Sun, 06 Jan 2013 13:42:13 -0800 |
Mike Pavone |
Fix a bunch of addressing modes in movem when a register list is the destination
|
| Sun, 06 Jan 2013 12:17:10 -0800 |
Mike Pavone |
Minor optimization and a cycle count fix to lea
|
