| Sun, 15 Sep 2013 23:00:17 -0700 |
Mike Pavone |
Implement undocumented 8-bit VRAM read
|
| Sun, 15 Sep 2013 22:43:01 -0700 |
Mike Pavone |
Fix VSRAM reads
|
| Sun, 15 Sep 2013 22:20:43 -0700 |
Mike Pavone |
Implement FIFO as a ring buffer so the behavior of reads from invalid CRAM and VSRAM bits can be implemented properly
|
| Fri, 13 Sep 2013 19:22:46 -0700 |
Mike Pavone |
Properly delay 68K on VDP reads. Dummy VDP test port implementation. Initial stab at handling undefined bits of VSRAM and CRAM.
|
| Tue, 10 Sep 2013 23:31:08 -0700 |
Mike Pavone |
Added copyright notice to source files and added GPL license text in COPYING
|
| Tue, 10 Sep 2013 09:55:12 -0700 |
Mike Pavone |
Fix timing of backdrop rendering when the display is turned off
|
| Tue, 10 Sep 2013 00:30:39 -0700 |
Mike Pavone |
Merge
|
| Tue, 10 Sep 2013 00:29:46 -0700 |
Mike Pavone |
Implement FIFO latency and improve DMA accuracy
|
| Sun, 08 Sep 2013 20:48:33 -0700 |
Mike Pavone |
Revert change to VBLANK flag timing based on new direct color DMA test
|
| Mon, 02 Sep 2013 01:02:18 -0700 |
Mike Pavone |
Fix per-column scrolling bug
|
| Mon, 02 Sep 2013 00:20:56 -0700 |
Mike Pavone |
Adjust VBLANK flag and refresh timing to be in line with logic analyzer and visual observations of direct color DMA demos. Remove debug print statements.
|
| Sun, 01 Sep 2013 14:27:17 -0700 |
Mike Pavone |
Merge
|
| Fri, 26 Jul 2013 19:55:04 -0700 |
Mike Pavone |
Added support for saving savestates. Added gst savestate format test harness
|
| Sun, 01 Sep 2013 12:11:28 -0700 |
Mike Pavone |
Fix bug that caused a DMA fill to start after another DMA operation completed if the FIFO is not empty
|
| Tue, 16 Jul 2013 23:16:14 -0700 |
Mike Pavone |
Add address/cd registers to VDP debug message
|
