| Thu, 06 Jun 2013 08:19:25 -0700 |
Mike Pavone |
Fix LDD and LDDR
|
| Wed, 05 Jun 2013 22:55:23 -0700 |
Mike Pavone |
Fix dec and inc when the operand is in memory
|
| Wed, 05 Jun 2013 18:47:39 -0700 |
Mike Pavone |
Fix LDI
|
| Tue, 04 Jun 2013 22:30:49 -0700 |
Mike Pavone |
Fix set/res when the operand is in memory
|
| Sun, 02 Jun 2013 21:12:26 -0700 |
Mike Pavone |
Fix cycle count for inc and dec
|
| Sun, 02 Jun 2013 20:14:27 -0700 |
Mike Pavone |
Bunch of Z80 debugger improvements
|
| Fri, 31 May 2013 20:46:56 -0700 |
Mike Pavone |
Fix P condition in Z80 core
|
| Fri, 31 May 2013 19:43:13 -0700 |
Mike Pavone |
Partial implementation of Z80 debugger
|
| Wed, 29 May 2013 00:13:48 -0700 |
Mike Pavone |
Fix push AF
|
| Mon, 27 May 2013 20:37:55 -0700 |
Mike Pavone |
Fix sizeof expression passed to malloc in z80_init to avoid a minor memory error
|
| Tue, 14 May 2013 21:59:56 -0700 |
Mike Pavone |
Some Z80 interrupt fixes
|
| Thu, 09 May 2013 20:09:49 -0700 |
Mike Pavone |
Fix return address for RST
|
| Thu, 09 May 2013 19:38:28 -0700 |
Mike Pavone |
Show absolute addresses for JR, JRCC and DJNZ in Z80 disassembler
|
| Thu, 09 May 2013 19:24:18 -0700 |
Mike Pavone |
Fix terminal instruction detection in disassembler
|
| Thu, 09 May 2013 18:36:21 -0700 |
Mike Pavone |
Properly handle instructions that use boty IYH and IYL
|
| Thu, 09 May 2013 00:33:06 -0700 |
Mike Pavone |
Set the N flag to the correct value for DEC instructions
|
| Thu, 09 May 2013 00:30:55 -0700 |
Mike Pavone |
Implement carry flag for shift instructions. Implement weird behavior for bit 0 of SLL. Fix missing break statement in SRL.
|
| Thu, 09 May 2013 00:17:12 -0700 |
Mike Pavone |
Correctly set the N flag for SBC
|
| Thu, 09 May 2013 00:14:54 -0700 |
Mike Pavone |
Deal with the fact that there's no 8-bit version of the BT family of instructions on x86
|
| Wed, 08 May 2013 23:44:49 -0700 |
Mike Pavone |
Complete flag behavior for Z80 BIT instruction
|
| Wed, 08 May 2013 23:31:19 -0700 |
Mike Pavone |
Properly handle negative displacements in Z80 core
|
| Wed, 08 May 2013 23:29:21 -0700 |
Mike Pavone |
Contrary to the official documenation, OR and AND also set PV based on parity instead of overflow
|
| Wed, 08 May 2013 23:20:41 -0700 |
Mike Pavone |
Set PV flag based on parity, not overflow for XOR
|
| Wed, 08 May 2013 23:17:54 -0700 |
Mike Pavone |
BIT was setting the zero flag to the opposite of what it should have. This is now fixed.
|
| Wed, 08 May 2013 23:12:08 -0700 |
Mike Pavone |
More fixes for confusion between Z80_UNUSED and MODE_UNUSED
|
| Wed, 08 May 2013 23:03:18 -0700 |
Mike Pavone |
Compare src_op.mode with the correct constant in shift/rotate instructions
|
| Wed, 08 May 2013 22:49:50 -0700 |
Mike Pavone |
Fix IX/IY register selection when the direction bit is set
|
| Wed, 08 May 2013 22:46:03 -0700 |
Mike Pavone |
Fix calcuation of IX/IY dipslacements. Fix a bunch of stuff related to the IX/IY bit/shift/rotate instructions.
|
| Wed, 08 May 2013 17:39:13 -0700 |
Mike Pavone |
Fix stupid copy-pasta bug in XOR
|
| Wed, 08 May 2013 17:32:28 -0700 |
Mike Pavone |
Fix byte order of pop AF
|
