| Thu, 28 Jun 2018 09:27:05 -0700 |
Michael Pavone |
Fix a number of other memory errors (mostly leaks again) identified by valgrind
|
| Fri, 22 Jun 2018 23:10:27 -0700 |
Michael Pavone |
Fix some memory errors (mostly leaks) identified by valgrind
|
| Thu, 17 May 2018 00:43:16 -0700 |
Michael Pavone |
Fix instruction timing for a number of instructions with only a single operand
|
| Sat, 30 Dec 2017 18:27:06 -0800 |
Michael Pavone |
Added MAME Z80 core, re-enabled 68K tracing in Musashi core, disabled a bunch of code gen stuff when using interpreters from MAME
mame_interp
|
| Wed, 27 Dec 2017 13:46:52 -0800 |
Michael Pavone |
Super hacky integration of the version of Musashi from MAME
mame_interp
|
| Tue, 21 Nov 2017 23:11:11 -0800 |
Michael Pavone |
Basic support for loading ROMs via Nuklear UI
nuklear_ui
|
| Fri, 08 Sep 2017 00:38:22 -0700 |
Michael Pavone |
Fix unlk for the a7 case
|
| Wed, 06 Sep 2017 23:10:11 -0700 |
Michael Pavone |
Properly clear trace mode on interrupt or other exception. Fix NBCD with memory destination
|
| Sun, 06 Aug 2017 00:06:36 -0700 |
Michael Pavone |
WIP - New savestate format
|
| Fri, 19 May 2017 20:27:35 -0700 |
Michael Pavone |
Fix to M68K interrupt latency for most instructions. Still needs some work for RAW_IMPL instructions besides move
|
| Thu, 04 May 2017 21:06:35 -0700 |
Michael Pavone |
Fix intermittent crash due to an inadvertent executable memory allocation in m68k instruction retranslation
|
| Mon, 24 Apr 2017 20:49:31 -0700 |
Michael Pavone |
Fix interaction between 68K debugger and instruction retranslation due to self modifying code or bank switching
|
| Thu, 20 Apr 2017 22:28:58 -0700 |
Michael Pavone |
Fixed timing for RTS and RTE
|
| Sat, 25 Mar 2017 00:21:32 -0700 |
Michael Pavone |
Prevent blowing past our native translated instruction size of 255 bytes when translating movem with a large register list. Fixes bug in which Fantastic Dizzy was completely broken on 32-bit builds
|
| Wed, 15 Mar 2017 19:05:27 -0700 |
Michael Pavone |
Cycle accurate implementation of divs
|
| Mon, 13 Mar 2017 23:14:13 -0700 |
Michael Pavone |
RESET is not a terminal instruction on the 68K. Fixes a crash bug in Chavez II and possibly other games
|
| Thu, 09 Mar 2017 22:17:46 -0800 |
Michael Pavone |
Fix bug in handling of translating unmapped addresses
|
| Fri, 03 Mar 2017 23:51:29 -0800 |
Michael Pavone |
Cycle accurate divu and undefined flags for overflow case
|
| Thu, 23 Feb 2017 00:08:37 -0800 |
Michael Pavone |
WIP support for XBAND mapper hardware
|
| Wed, 01 Feb 2017 19:33:11 -0800 |
Michael Pavone |
Fix regression in handling of unmapped memory addresses
|
| Sun, 29 Jan 2017 00:15:18 -0800 |
Michael Pavone |
Implement extra read and fix movem timing generally
|
| Wed, 28 Dec 2016 20:39:27 -0800 |
Michael Pavone |
Remove memory map assumptions from Z80 core and move a little bit of logic to the generic backend.c so it can be shared between CPU cores
|
| Mon, 28 Nov 2016 22:45:46 -0800 |
Michael Pavone |
Clean up symbol visiblity and delete a ltitle bit of dead code
|
| Thu, 06 Oct 2016 09:34:31 -0700 |
Michael Pavone |
Add support for specifying a reset handler in the M68K core. Adjust memory map initialization to handle extra field. Improved handling of out of bounds execution.
|
| Tue, 10 May 2016 21:26:27 -0700 |
Michael Pavone |
Fix PC value pushed to stack for A and F line traps
|
| Thu, 28 Apr 2016 09:00:42 -0700 |
Michael Pavone |
Implemented A line and F line traps.
|
| Wed, 27 Apr 2016 23:11:24 -0700 |
Michael Pavone |
Implement privelege violation exceptions
|
| Wed, 27 Apr 2016 21:39:17 -0700 |
Michael Pavone |
Implemented IR and undefined bits of info word for address error exception frames
|
| Wed, 27 Apr 2016 19:10:50 -0700 |
Michael Pavone |
Fix changes made to get_instruction_start and map_native_address to cope with being able to translate at odd addresses.
|
| Tue, 26 Apr 2016 23:13:37 -0700 |
Michael Pavone |
Initial stab at implementing address error exceptions. Need to fill in the value of IR, undefined bits of last stack frame word and properly deal with address errors that occur during exception processing.
|
