| Tue, 17 Sep 2013 00:11:45 -0700 |
Mike Pavone |
Fix DMA fill so that it does not cause observable changes to the FIFO. Get DMA copy mostly correct from an observable ffect perspective. DMA copy probably does not reflect internal implementation still given that evidence seems to suggest no FIFO usage at all.
|
| Sun, 15 Sep 2013 22:20:43 -0700 |
Mike Pavone |
Implement FIFO as a ring buffer so the behavior of reads from invalid CRAM and VSRAM bits can be implemented properly
|
| Fri, 13 Sep 2013 19:22:46 -0700 |
Mike Pavone |
Properly delay 68K on VDP reads. Dummy VDP test port implementation. Initial stab at handling undefined bits of VSRAM and CRAM.
|
| Tue, 10 Sep 2013 23:31:08 -0700 |
Mike Pavone |
Added copyright notice to source files and added GPL license text in COPYING
|
| Tue, 10 Sep 2013 00:29:46 -0700 |
Mike Pavone |
Implement FIFO latency and improve DMA accuracy
|
| Fri, 26 Jul 2013 19:55:04 -0700 |
Mike Pavone |
Added support for saving savestates. Added gst savestate format test harness
|
| Mon, 15 Jul 2013 23:07:45 -0700 |
Mike Pavone |
Restore one of the VDP debugging modes
|
| Fri, 12 Jul 2013 19:11:55 -0700 |
Mike Pavone |
Implement the scroll ring buffer properly without memcpy
|
| Sun, 30 Jun 2013 11:45:58 -0700 |
Mike Pavone |
Make VDP render in native pixel format of the renderer for a modest performance gain and to make it easier to use OpenGL for rendering
|
| Sat, 29 Jun 2013 17:15:08 -0700 |
Mike Pavone |
Add support for loading GST format savestates
|
| Sat, 22 Jun 2013 21:19:43 -0700 |
Mike Pavone |
Initial work on interlace
|
| Wed, 15 May 2013 22:37:04 -0700 |
Mike Pavone |
Fix background color regsiter number
|
| Tue, 14 May 2013 00:40:10 -0700 |
Mike Pavone |
Update Z80 vint timing
|
| Mon, 13 May 2013 21:06:08 -0700 |
Mike Pavone |
Added some basic VDP debugging features to debugger. Fixed DMA enable bug
|
| Sat, 11 May 2013 22:45:05 -0700 |
Mike Pavone |
Remove z80_ram reference in SDL renderer to get stateview compiling again. Print out the sprite list in stateview.
|
