| Sun, 07 Apr 2019 00:06:29 -0700 |
Michael Pavone |
Get 64-bit builds working for Windows target
|
| Fri, 18 May 2018 19:00:10 -0700 |
Michael Pavone |
Fix cycle counts for BCD instructions, RESET, and MOVE from SR
|
| Thu, 17 May 2018 00:43:16 -0700 |
Michael Pavone |
Fix instruction timing for a number of instructions with only a single operand
|
| Wed, 03 Jan 2018 07:09:39 -0800 |
Michael Pavone |
Fix silly bug in STOP implementation that caused excessive CPU usage
|
| Wed, 13 Sep 2017 21:13:11 -0700 |
Michael Pavone |
Push correct PC onto stack on divide by zero for pc-relative case
|
| Wed, 13 Sep 2017 21:06:25 -0700 |
Michael Pavone |
Preserve original address when retranslating instructions instead of switching to the lowest alias
|
| Wed, 06 Sep 2017 23:10:11 -0700 |
Michael Pavone |
Properly clear trace mode on interrupt or other exception. Fix NBCD with memory destination
|
| Fri, 11 Aug 2017 18:43:48 -0700 |
Michael Pavone |
Avoid generating an instruction that would require a REX prefix when a7 is used as a byte-wide source operand in 32-bit builds. Fixes a fatal error in Dragon's Fury when entering the option menu in a 32-bit build
|
| Fri, 26 May 2017 19:18:19 -0700 |
Michael Pavone |
Avoid splitting m68k_check_cycles_int_latch code across memory chunks since it expects a byte-sized jump offset. Avoid an unnecessary m68k_check_cycles_int_latch for register to register moves
|
| Tue, 23 May 2017 21:07:56 -0700 |
Michael Pavone |
Fix interrupt latency for move.l with memory destination
|
| Fri, 19 May 2017 20:27:35 -0700 |
Michael Pavone |
Fix to M68K interrupt latency for most instructions. Still needs some work for RAW_IMPL instructions besides move
|
| Wed, 26 Apr 2017 21:55:12 -0700 |
Michael Pavone |
Fix timing for branch not taken case in the M68K BCC intruction
|
| Mon, 24 Apr 2017 20:49:31 -0700 |
Michael Pavone |
Fix interaction between 68K debugger and instruction retranslation due to self modifying code or bank switching
|
| Tue, 28 Mar 2017 09:39:54 -0700 |
Michael Pavone |
Fix exit trace mode edge case. Call do_sync if trace mode bit is changed in eori sr
|
| Tue, 28 Mar 2017 00:13:35 -0700 |
Michael Pavone |
Implemented M68K trace mode. Some edge cases/SR update paths still need work
|
| Wed, 22 Mar 2017 22:16:39 -0700 |
Michael Pavone |
Fix SBCD edge cases to pass Flamewing's test ROM. Could use some cleanup to produce better code for the SBCD case, but produces correct results now
|
| Fri, 17 Mar 2017 08:05:55 -0700 |
Michael Pavone |
Minor fix to timing of "early" overflow case in divs when the dividend is negative
|
| Wed, 15 Mar 2017 19:05:27 -0700 |
Michael Pavone |
Cycle accurate implementation of divs
|
| Thu, 09 Mar 2017 23:50:46 -0800 |
Michael Pavone |
Fix undefined flags on overflow and divide by zero for divu based on hardware test. Fix saving result of divu when destination is not stored in a host register
|
| Thu, 09 Mar 2017 21:31:31 -0800 |
Michael Pavone |
Forgot to update flags in the "good" case of the new divu code
|
| Fri, 03 Mar 2017 23:51:29 -0800 |
Michael Pavone |
Cycle accurate divu and undefined flags for overflow case
|
| Thu, 23 Feb 2017 00:08:37 -0800 |
Michael Pavone |
WIP support for XBAND mapper hardware
|
| Sun, 12 Feb 2017 12:38:31 -0800 |
Michael Pavone |
Fix timing for instructions using BINARY_IMPL
|
| Sat, 04 Feb 2017 00:41:15 -0800 |
Michael Pavone |
Cycle accurate MULU/MULS emulation
|
| Tue, 24 Jan 2017 00:15:27 -0800 |
Michael Pavone |
Inefficient fix for overlapping instruction problem that was causing issues with Outrunners
|
| Wed, 28 Dec 2016 20:39:27 -0800 |
Michael Pavone |
Remove memory map assumptions from Z80 core and move a little bit of logic to the generic backend.c so it can be shared between CPU cores
|
| Mon, 19 Dec 2016 13:28:18 -0800 |
Michael Pavone |
Mostly working changes to allow support for multiple emulated system types in main blastem program
|
| Sat, 05 Nov 2016 00:23:11 -0700 |
Michael Pavone |
Get Jaguar video interrupt working
|
| Thu, 06 Oct 2016 21:11:58 -0700 |
Michael Pavone |
Remove hacky assumption about Genesis memory map in M68K core
|
| Thu, 06 Oct 2016 09:34:31 -0700 |
Michael Pavone |
Add support for specifying a reset handler in the M68K core. Adjust memory map initialization to handle extra field. Improved handling of out of bounds execution.
|
