| Sun, 15 Sep 2013 22:20:43 -0700 |
Mike Pavone |
Implement FIFO as a ring buffer so the behavior of reads from invalid CRAM and VSRAM bits can be implemented properly
|
| Fri, 13 Sep 2013 19:22:46 -0700 |
Mike Pavone |
Properly delay 68K on VDP reads. Dummy VDP test port implementation. Initial stab at handling undefined bits of VSRAM and CRAM.
|
| Wed, 11 Sep 2013 19:26:35 -0700 |
Mike Pavone |
Fix argument handling so that the rom filename does not need to be specified first
|
| Tue, 10 Sep 2013 23:31:08 -0700 |
Mike Pavone |
Added copyright notice to source files and added GPL license text in COPYING
|
| Tue, 10 Sep 2013 20:36:05 -0700 |
Mike Pavone |
Added version flag
|
| Tue, 10 Sep 2013 20:32:59 -0700 |
Mike Pavone |
Added -h help text option
|
| Sun, 08 Sep 2013 20:47:01 -0700 |
Mike Pavone |
Remove extra 68K/VDP cycle sync
|
| Mon, 02 Sep 2013 00:20:56 -0700 |
Mike Pavone |
Adjust VBLANK flag and refresh timing to be in line with logic analyzer and visual observations of direct color DMA demos. Remove debug print statements.
|
| Sun, 01 Sep 2013 14:27:17 -0700 |
Mike Pavone |
Merge
|
| Fri, 26 Jul 2013 19:55:04 -0700 |
Mike Pavone |
Added support for saving savestates. Added gst savestate format test harness
|
| Sun, 01 Sep 2013 12:11:28 -0700 |
Mike Pavone |
Fix bug that caused a DMA fill to start after another DMA operation completed if the FIFO is not empty
|
| Tue, 23 Jul 2013 23:01:03 -0700 |
Mike Pavone |
Started work on OpenGL support in new branch
opengl
|
| Sat, 20 Jul 2013 23:40:28 -0700 |
Mike Pavone |
Fix performance regression from stop instruction work
|
| Fri, 19 Jul 2013 22:44:00 -0700 |
Mike Pavone |
Implement 68K stop instruction
|
| Wed, 17 Jul 2013 22:26:11 -0700 |
Mike Pavone |
Add fullscreen support and add a keybinding for exiting the emulator
|
