| Tue, 27 Dec 2016 12:43:37 -0800 |
Michael Pavone |
Less broken Mode 4 implementation
|
| Tue, 27 Dec 2016 11:31:17 -0800 |
Michael Pavone |
Somewhat broken implementation of Mode 4
|
| Thu, 22 Dec 2016 20:39:35 -0800 |
Michael Pavone |
Fix clearing of interrupt pending flags on control port read in PBC mode
|
| Thu, 22 Dec 2016 19:54:11 -0800 |
Michael Pavone |
Added Jaguar header missed in earlier commits
|
| Thu, 22 Dec 2016 19:51:25 -0800 |
Michael Pavone |
Initial support for Genesis/Megadrive PBC mode. VDP still needs Mode 4 to be useful.
|
| Thu, 22 Dec 2016 10:51:33 -0800 |
Michael Pavone |
More cleanup in preparation for SMS/Mark III support
|
| Mon, 19 Dec 2016 14:16:59 -0800 |
Michael Pavone |
WIP Jaguar GPU/DSP emulation
|
| Mon, 19 Dec 2016 14:16:43 -0800 |
Michael Pavone |
Fix blastjag target
|
| Mon, 19 Dec 2016 13:58:51 -0800 |
Michael Pavone |
Restore 68K address logging functionality
|
| Mon, 19 Dec 2016 13:46:58 -0800 |
Michael Pavone |
Fix intermittent crash in GST savestate loading
|
| Mon, 19 Dec 2016 13:28:18 -0800 |
Michael Pavone |
Mostly working changes to allow support for multiple emulated system types in main blastem program
|
| Wed, 14 Dec 2016 23:27:42 -0800 |
Michael Pavone |
Fix a couple of timing regressions in Z80 core
|
| Wed, 14 Dec 2016 23:26:12 -0800 |
Michael Pavone |
Fix a subtle bug in interrupt handling introduced with the move to a single cycle register in the Z80 core. Fixes regression in Puyo Puyo 2
|
| Wed, 14 Dec 2016 20:20:34 -0800 |
Michael Pavone |
Fix Z80 interrupt pulse duration. Fixes inconsistent music playback speed in Sonic 2 introduced in 0.4.1
|
| Mon, 12 Dec 2016 19:21:22 -0800 |
Michael Pavone |
Fix to the fix of handling of self modifying code. Was ORing the base address with the wrong register before calling the modified code handler
|
