Mercurial > repos > blastem

log cpu_dsl.py @ 2597:142bb1eb8ab2

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
less more | (0) -30 -10 -8 tip
age author description
Sun, 09 Feb 2025 22:13:24 -0800 Michael Pavone Fix bug in sbc in CPU DSL impacting 68K subx and sbcd
Sun, 09 Feb 2025 18:07:40 -0800 Michael Pavone Fix some rotate instruction issues in new 68K core
Sun, 09 Feb 2025 16:54:38 -0800 Michael Pavone Fix regression in better unimplemented instruction error in CPU dsl
Sun, 09 Feb 2025 14:15:22 -0800 Michael Pavone Cut down on code bloat in 68K core a little
Sun, 09 Feb 2025 02:56:50 -0800 Michael Pavone Low confidence fix for edge case in CPU DSL not currently hit
Sat, 08 Feb 2025 20:04:18 -0800 Michael Pavone Implement divs and divu in new CPU core
Sat, 08 Feb 2025 12:51:35 -0800 Michael Pavone Better unimplemented instruction error message in CPU DSL
Sat, 08 Feb 2025 11:40:42 -0800 Michael Pavone Get 68K interrupts working in new CPU core
less more | (0) -30 -10 -8 tip