log cpu_dsl.py @ 2666:38c281ef57b0

age author description
Fri, 07 Mar 2025 23:40:58 -0800 Michael Pavone Memory access optimizaiton in new 68K core that gives a modest speed bump on average and will allow low-cost watchpoints
Mon, 24 Feb 2025 23:38:32 -0800 Michael Pavone Fix flags for mulu/muls in new 68K core
Sat, 22 Feb 2025 01:31:51 -0800 Michael Pavone Fix V flag for asl in new CPU core
Fri, 21 Feb 2025 01:45:04 -0800 Michael Pavone Implement stop in new 68K core
Mon, 17 Feb 2025 23:40:36 -0800 Michael Pavone Fix some issues with constant folding in CPU DSL
Sat, 15 Feb 2025 23:06:49 -0800 Michael Pavone Fix asr and lsr in new 68K core
Sat, 15 Feb 2025 19:11:40 -0800 Michael Pavone Fix lsl in new CPU core and make asl less broken
Sat, 15 Feb 2025 01:35:38 -0800 Michael Pavone Fix issues in CPU DSL that caused regressions in Z80 core
Thu, 13 Feb 2025 02:18:30 -0800 Michael Pavone Basic emscripten support
Sun, 09 Feb 2025 22:46:07 -0800 Michael Pavone Fix masking issue in CPU DSL adc fixing issues in 68K core addx and abcd
Sun, 09 Feb 2025 22:37:41 -0800 Michael Pavone Fix masking issues in CPU DSL sext instruction
Sun, 09 Feb 2025 22:13:24 -0800 Michael Pavone Fix bug in sbc in CPU DSL impacting 68K subx and sbcd