| Fri, 08 Sep 2017 00:38:10 -0700 |
Michael Pavone |
Fix what are hopefully th elast of the 68K instruction decoder bugs revealed by r57shell/realmonster's test ROM
|
| Thu, 07 Sep 2017 00:42:28 -0700 |
Michael Pavone |
More instruction decoder fixes
|
| Wed, 06 Sep 2017 22:14:51 -0700 |
Michael Pavone |
Fix a bunch of 68K instruction decoder bugs revealed by r57shell/realmonster's test ROM
|
| Fri, 05 May 2017 23:41:14 -0700 |
Michael Pavone |
Decode JMP or JSR with an invalid addressing mode as an invalid instruction
|
| Wed, 26 Apr 2017 01:05:40 -0700 |
Michael Pavone |
Handle address register displacement when calculating branch targets in debugger
|
| Mon, 13 Mar 2017 00:23:58 -0700 |
Michael Pavone |
Properly treat invalid addressing modes for PEA/LEA as invalid instructinos
|
| Tue, 28 Feb 2017 21:59:58 -0800 |
Michael Pavone |
immediate and predecrement are illegal source address modes for movem. Fixes ticket:8 and ticket:9
|
| Thu, 23 Feb 2017 00:08:04 -0800 |
Michael Pavone |
Minor fix to 68K instruction decoder
|
| Thu, 09 Feb 2017 00:49:53 -0800 |
Michael Pavone |
Properly treat bad addressing modes in OR/AND as illegal instructions
|
| Thu, 28 Apr 2016 09:00:42 -0700 |
Michael Pavone |
Implemented A line and F line traps.
|
| Sun, 24 Apr 2016 02:19:48 -0700 |
Michael Pavone |
Half assed, prefetch based open bus value emulation. Gets BlastEm up to 119/122 in VDP FIFO Testing
|
| Thu, 22 Oct 2015 19:10:31 -0700 |
Michael Pavone |
Decode operand for TAS
|
| Mon, 03 Aug 2015 22:30:29 -0700 |
Michael Pavone |
Detect invalid destination modes for immediate variant opcodes. This fixes a crash bug in Bill's Tomato Game on Windows
|
| Tue, 30 Dec 2014 19:11:34 -0800 |
Michael Pavone |
Merge
|
| Wed, 03 Dec 2014 09:26:07 -0800 |
Michael Pavone |
Unbreak PC indexed addressing modes in decoder
|
| Wed, 15 Oct 2014 00:30:19 -0700 |
Michael Pavone |
Fix interpretation of moves direction field
|
| Wed, 15 Oct 2014 00:26:57 -0700 |
Michael Pavone |
Fix decoding of movec
|
| Tue, 14 Oct 2014 21:58:03 -0700 |
Michael Pavone |
Add support for 68020 addressing modes in decoder and disassembler
|
| Sun, 12 Oct 2014 19:03:05 -0700 |
Michael Pavone |
Add support for 68020 bitfield instructions
|
| Sat, 11 Oct 2014 22:18:49 -0700 |
Michael Pavone |
Better support for labels sourced from VOS program module header
|
| Wed, 08 Oct 2014 22:18:34 -0700 |
Michael Pavone |
Improve support for disassembling 68010+ binaries
|
| Sun, 28 Dec 2014 17:58:43 -0800 |
Michael Pavone |
Fix opsize for sbcd in 68K instruction decoder. This fixes the timer bug in Strider 2
|
| Sun, 09 Feb 2014 12:35:27 -0800 |
Mike Pavone |
Refactor debugger next command
|
| Tue, 10 Sep 2013 23:31:08 -0700 |
Mike Pavone |
Added copyright notice to source files and added GPL license text in COPYING
|
| Wed, 19 Jun 2013 00:40:13 -0700 |
Mike Pavone |
Fix movem with pc displacement or pc indexed source
|
| Sun, 12 May 2013 01:34:29 -0700 |
Mike Pavone |
Fixed decoding of CHK destination
|
| Sat, 26 Jan 2013 01:33:32 -0800 |
Mike Pavone |
Tweaks to make blastem compatible with m68k-tester
|
| Thu, 17 Jan 2013 20:00:07 -0800 |
Mike Pavone |
Add instruction address logging to translator and support for reading an address log to the disassembler
|
| Sun, 13 Jan 2013 13:01:13 -0800 |
Mike Pavone |
Fix a bunch of bugs in the CPU core, add a 68K debugger
|
| Wed, 09 Jan 2013 22:31:07 -0800 |
Mike Pavone |
Fix (a7)+ src when size is byte, fix trap return address, make div with areg src decoded to invalid
|
| Wed, 09 Jan 2013 21:08:37 -0800 |
Mike Pavone |
Fix signed division with negative result, fix address reg destination with word-sized operand, fix cmpm decoding and code generation, fix unbalanced pop in bit instructions
|
| Sun, 06 Jan 2013 21:42:57 -0800 |
Mike Pavone |
Print a message when we try to run an invalid instruction, not when we try to translate it
|
| Sat, 05 Jan 2013 02:46:55 -0800 |
Mike Pavone |
Fix decoding of movep
|
| Fri, 04 Jan 2013 22:51:01 -0800 |
Mike Pavone |
Small fix for bit instructions
|
| Mon, 31 Dec 2012 11:56:01 -0800 |
Mike Pavone |
Fix label names in disassembler
|
| Sun, 30 Dec 2012 18:40:33 -0800 |
Mike Pavone |
Fix some bugs in decoding cmp
|
| Sun, 30 Dec 2012 09:55:18 -0800 |
Mike Pavone |
Improve disassembler
|
| Fri, 28 Dec 2012 22:47:22 -0800 |
Mike Pavone |
Fix decoding of CMPA
|
| Fri, 28 Dec 2012 21:20:14 -0800 |
Mike Pavone |
Implement pea (untested).
|
| Fri, 28 Dec 2012 15:34:24 -0800 |
Mike Pavone |
Fix decoding of Scc
|
| Thu, 27 Dec 2012 22:35:26 -0800 |
Mike Pavone |
Some fixes to add/addx sub/subx decoding
|
| Thu, 27 Dec 2012 21:19:58 -0800 |
Mike Pavone |
Initial work on allowing dynamic branches and code in RAM plus a small fix to effective address decoding
|
| Thu, 27 Dec 2012 18:47:33 -0800 |
Mike Pavone |
Fix decoding bug for addq/subq
|
| Thu, 27 Dec 2012 18:21:10 -0800 |
Mike Pavone |
Implement EXT, add some fixes to LINK/UNLK
|
| Thu, 27 Dec 2012 10:10:23 -0800 |
Mike Pavone |
Fix decoding bug in addq/subq
|
| Wed, 26 Dec 2012 22:13:31 -0800 |
Mike Pavone |
Fix decoding of and
|
| Fri, 21 Dec 2012 22:24:45 -0800 |
Mike Pavone |
Implement indexed with 8-bit displacement addressing modes in decoder and disassembler
|
| Thu, 20 Dec 2012 09:12:24 -0800 |
Mike Pavone |
Fix disassembly of reg list in MOVEM when the reg list is the destination
|
| Thu, 20 Dec 2012 09:08:13 -0800 |
Mike Pavone |
Fix decoding and disassembly of MOVEM
|
| Wed, 19 Dec 2012 20:53:45 -0800 |
Mike Pavone |
Print out large immediate values in hex rather than decimal form
|
| Wed, 19 Dec 2012 20:23:59 -0800 |
Mike Pavone |
Add support for BTST instruction (untested), absolute addressing mode for instructions other than move (untested) and fix decoding of MOVEM.
|
| Tue, 18 Dec 2012 23:55:10 -0800 |
Mike Pavone |
Fix operand order for AND instructions
|
| Tue, 18 Dec 2012 02:16:42 -0800 |
Mike Pavone |
Get Flavio's color bar demo kind of sort of working
|
| Sat, 15 Dec 2012 23:01:32 -0800 |
Mike Pavone |
Implement shift instructions (asl, lsl, asr, lsr). Add flags to register printout. Fix minor bug in shift/rotate instruction decoding.
|
| Thu, 13 Dec 2012 09:47:40 -0800 |
Mike Pavone |
Fix shift rotate instruction decoding and improve disassembly of move USP and conditional branch instructions
|
| Wed, 12 Dec 2012 20:18:06 -0800 |
Mike Pavone |
Add support for dbcc instruction
|
| Tue, 04 Dec 2012 19:13:12 -0800 |
Mike Pavone |
M68K to x86 translation works for a limited subset of instructions and addressing modes
|
| Tue, 27 Nov 2012 22:43:32 -0800 |
Mike Pavone |
Make x86 generator generic with respect to operand size for immediate parameters.
|
| Thu, 15 Nov 2012 22:15:43 -0800 |
Mike Pavone |
Improve disassembly. FIx some decoding bugs.
|
| Thu, 15 Nov 2012 00:52:53 -0800 |
Mike Pavone |
Add mising bit instructions to decoder. Add test assembly file containing most distinct instructions.
|
