| Tue, 23 Apr 2019 18:37:08 -0700 |
Michael Pavone |
16-bit wide save RAM is stored in memory byteswapped for performance reasons, but saving it to disc that way isn't great. Swap before save/after load to fix
|
| Sun, 14 Apr 2019 23:38:02 -0700 |
Michael Pavone |
Merge from default
mame_interp
|
| Sun, 24 Mar 2019 19:59:41 -0700 |
Michael Pavone |
Optionally emulate the offset around zero in the imperfect DAC of a discrete YM2612
|
| Sat, 23 Mar 2019 17:18:10 -0700 |
Michael Pavone |
Configurable gain for overall output and individual components
|
| Wed, 13 Mar 2019 20:34:24 -0700 |
Michael Pavone |
Make get_open_bus_value work right with Musashi
mame_interp
|
| Wed, 13 Mar 2019 18:57:11 -0700 |
Michael Pavone |
Make refresh delay emulation play nice with Musashi
mame_interp
|
| Tue, 12 Mar 2019 21:59:52 -0700 |
Michael Pavone |
Remove MAME Z80 core in favor of my new Z80 core
mame_interp
|
| Fri, 01 Mar 2019 14:17:29 -0800 |
Michael Pavone |
Merge from default
mame_interp
|
| Wed, 20 Feb 2019 09:42:12 -0800 |
Michael Pavone |
Fix Z80 interrupts in Gen/MD mode when using new core. Disable CPU debug log in new Z80 core
|
| Tue, 19 Feb 2019 07:03:57 +0000 |
Michael Pavone |
Fix build
mame_interp
|
| Tue, 12 Feb 2019 09:58:04 -0800 |
Michael Pavone |
Integration of new Z80 core is sort of working now
|
| Sun, 10 Feb 2019 11:58:23 -0800 |
Michael Pavone |
Initial attempt at interrupts in new Z80 core and integrating it into main executable
|
| Thu, 24 Jan 2019 19:15:59 -0800 |
Michael Pavone |
Merge from default
mame_interp
|
| Sat, 05 Jan 2019 00:58:08 -0800 |
Michael Pavone |
Merge from default
segacd
|
| Sun, 20 Jan 2019 22:19:58 -0800 |
Mike Pavone |
Implement serialization/deserialization in libretro build
|
| Sun, 20 Jan 2019 16:24:22 -0800 |
Mike Pavone |
Fixed the most glaring issues in libretro build
|
| Tue, 25 Dec 2018 11:12:26 -0800 |
Michael Pavone |
Merge from default
mame_interp
|
| Mon, 19 Nov 2018 19:26:57 -0800 |
Michael Pavone |
Removed old VDP debug functionality
|
| Fri, 16 Nov 2018 19:56:24 -0800 |
Michael Pavone |
Small cleanup of vdp_context struct layout and removal of separately allocated buffers
|
| Sun, 11 Nov 2018 11:33:38 -0800 |
Mike Pavone |
Make sure M68K sync and target cycles are updated after loading a savestate. Fixes an issue in which loading a savestate would result in things being unresponsive until emulation cycle caught up to whatever the pre-state load sync cycle was
|
| Sun, 04 Nov 2018 22:51:50 -0800 |
Michael Pavone |
WIP new VDP plane debug view and support for detached VDP debug views generally
|
| Tue, 14 Aug 2018 00:07:21 -0700 |
Michael Pavone |
Added J-Cart support
|
| Fri, 06 Jul 2018 17:39:59 -0700 |
Michael Pavone |
Update controller config when changed in UI without restart
|
| Thu, 28 Jun 2018 09:27:05 -0700 |
Michael Pavone |
Fix a number of other memory errors (mostly leaks again) identified by valgrind
|
| Fri, 22 Jun 2018 23:10:27 -0700 |
Michael Pavone |
Fix some memory errors (mostly leaks) identified by valgrind
|
| Sat, 05 May 2018 23:30:40 -0700 |
Michael Pavone |
Refactor to split device bindings from IO emulation code
|
| Tue, 01 May 2018 09:44:44 -0700 |
Michael Pavone |
Release capture of mouse and keyboard when entering UI
|
| Sat, 14 Apr 2018 23:08:08 -0700 |
Michael Pavone |
Audio DRC now sounds good in both NTSC and PAL, just need to adjust constants to minimize latency without leading to dropouts
|
| Mon, 02 Apr 2018 00:11:43 -0700 |
Michael Pavone |
Fix Z80 bank access for $800000-$A00000 region for 10M flat mapped ROMs
|
| Fri, 30 Mar 2018 22:01:05 -0700 |
Michael Pavone |
Randomize soft reset timing and fix silly bug that was accidentally clearing IO state on soft reset
|
| Fri, 30 Mar 2018 00:37:08 -0700 |
Michael Pavone |
More audio refactoring in preparation for allowing proper sync to video with dynamic audio rate control
|
| Wed, 28 Mar 2018 23:36:08 -0700 |
Michael Pavone |
Small cleanup to audio interface between emulation code and renderer backend
|
| Sat, 24 Mar 2018 22:18:23 -0700 |
Michael Pavone |
Merge
nuklear_ui
|
| Wed, 31 Jan 2018 22:05:10 -0800 |
Michael Pavone |
Made the NOR flash emulation a bit more flexible, but not yet flexible enough to properly support the flash chip in the MegaWiFi cart
|
| Sat, 30 Dec 2017 18:27:06 -0800 |
Michael Pavone |
Added MAME Z80 core, re-enabled 68K tracing in Musashi core, disabled a bunch of code gen stuff when using interpreters from MAME
mame_interp
|
| Wed, 27 Dec 2017 13:46:52 -0800 |
Michael Pavone |
Super hacky integration of the version of Musashi from MAME
mame_interp
|
| Wed, 13 Dec 2017 09:44:41 -0800 |
Michael Pavone |
Added code for initializing a combined Genesis + Sega CD system when a Sega CD ISO is loaded
segacd
|
| Fri, 24 Nov 2017 20:52:40 -0800 |
Michael Pavone |
Fix genesis save state loading via Nuklear UI, sms probably still needs work
nuklear_ui
|
| Fri, 24 Nov 2017 12:04:02 -0800 |
Michael Pavone |
Refactored save slot related logic to reduce duplication and allow reuse in new UI. Get state loading/saving mostly working in new UI
nuklear_ui
|
| Thu, 19 Oct 2017 03:21:24 -0700 |
Michael Pavone |
Implemented Z80 IM 2 and attempted correct intack cycle delay
|
| Tue, 29 Aug 2017 19:43:38 -0700 |
Michael Pavone |
Make initial bank register state stored in bank_regs match what is put in to mem_pointers for the sega/SSF2 mapper. Invalidate RAM code ranges on RAM deserialization
|
| Tue, 29 Aug 2017 00:36:25 -0700 |
Michael Pavone |
Fix savestate path calculation in genesis load_state
|
| Mon, 28 Aug 2017 22:40:33 -0700 |
Michael Pavone |
Save and restore Z80 bank register in native save states
|
| Sun, 27 Aug 2017 18:15:00 -0700 |
Michael Pavone |
Save/restore mapper state in native save states
|
| Thu, 24 Aug 2017 19:28:56 -0700 |
Michael Pavone |
Allow actually saving a save state in more Z80 states. Save busreq/reset state in bus arbiter section for "native" save states
|
| Wed, 16 Aug 2017 20:06:28 -0700 |
Michael Pavone |
Added save states to SMS emulation
|
| Wed, 09 Aug 2017 23:26:51 -0700 |
Michael Pavone |
New savestates are working. New config file option for selecting format states will be saved in. Mostly complete, needs a little more work before release
|
| Sun, 06 Aug 2017 00:06:36 -0700 |
Michael Pavone |
WIP - New savestate format
|
| Mon, 26 Jun 2017 21:13:17 -0700 |
Michael Pavone |
Fix DMA from byte-wide SRAM
|
| Sat, 24 Jun 2017 13:55:54 -0700 |
Michael Pavone |
Support a couple of bootleg X-in-1 carts
|
| Fri, 23 Jun 2017 21:48:38 -0700 |
Michael Pavone |
Move I2C EEPROM and NOR Flash functions out of romdb.c into new files
|
| Thu, 15 Jun 2017 09:45:21 -0700 |
Michael Pavone |
Properly release and reacquire framebuffer pointer when switching contexts. Hopefully fixes the LOCKRECT issue some people are seeing with the SDL 2 fallback renderer
|
| Wed, 07 Jun 2017 23:06:14 -0700 |
Michael Pavone |
Initial work to support parallel NOR flash and the Magistr 16
|
| Sun, 28 May 2017 21:03:55 -0700 |
Michael Pavone |
Implemented SMS pause button
|
| Tue, 23 May 2017 23:47:40 -0700 |
Michael Pavone |
Go back to resetting the refresh counter after a DMA. Probably not quite correct as it is probably reset on VDP triggered refresh, but this is close enough for now given the general limitations with my refresh code. VDP FIFO Testing seems to be passing 100% reliably again (was occassionally failing still with the last commit)
|
| Tue, 23 May 2017 23:17:24 -0700 |
Michael Pavone |
Fixed regression from VDP sync changes. Direct color DMA demos are now achieving stable sync again
|
| Tue, 23 May 2017 23:00:32 -0700 |
Michael Pavone |
Attempt at improving refresh emulation
|
| Tue, 23 May 2017 21:09:38 -0700 |
Michael Pavone |
Remove HINT_FUDGE and make a small adjustment to how VDP syncs with rest of system instead. Worse results on CRAM dot issue, but much less of a hack
|
| Fri, 19 May 2017 20:54:04 -0700 |
Michael Pavone |
Added some code to try and prevent Z80 accesses and refresh cycles from screwing up interrupt latency more than on hardware
|
| Mon, 08 May 2017 22:31:28 -0700 |
Michael Pavone |
Implemented slow rise time of IO pins set as inputs, but not driven by device. Fixes input in Decap Attack and possibly other games with buggy controller code
|
