Mercurial > repos > blastem

log cpu_dsl.py @ 2688:b42f00a3a937 default tip

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
less more | (0) -60 tip
age author description
Wed, 26 Mar 2025 01:20:09 -0700 Michael Pavone Fix small bug in goto dispatch output of CPU dsl
Sat, 15 Mar 2025 23:15:05 -0700 Michael Pavone Implement breakpoints in new 68K core
Sat, 08 Mar 2025 20:20:23 -0800 Michael Pavone Fix mulu nflag when compiling with optimization enabled
Fri, 07 Mar 2025 23:40:58 -0800 Michael Pavone Memory access optimizaiton in new 68K core that gives a modest speed bump on average and will allow low-cost watchpoints
Mon, 24 Feb 2025 23:38:32 -0800 Michael Pavone Fix flags for mulu/muls in new 68K core
Sat, 22 Feb 2025 01:31:51 -0800 Michael Pavone Fix V flag for asl in new CPU core
Fri, 21 Feb 2025 01:45:04 -0800 Michael Pavone Implement stop in new 68K core
Mon, 17 Feb 2025 23:40:36 -0800 Michael Pavone Fix some issues with constant folding in CPU DSL
Sat, 15 Feb 2025 23:06:49 -0800 Michael Pavone Fix asr and lsr in new 68K core
Sat, 15 Feb 2025 19:11:40 -0800 Michael Pavone Fix lsl in new CPU core and make asl less broken
Sat, 15 Feb 2025 01:35:38 -0800 Michael Pavone Fix issues in CPU DSL that caused regressions in Z80 core
Thu, 13 Feb 2025 02:18:30 -0800 Michael Pavone Basic emscripten support
Sun, 09 Feb 2025 22:46:07 -0800 Michael Pavone Fix masking issue in CPU DSL adc fixing issues in 68K core addx and abcd
Sun, 09 Feb 2025 22:37:41 -0800 Michael Pavone Fix masking issues in CPU DSL sext instruction
Sun, 09 Feb 2025 22:13:24 -0800 Michael Pavone Fix bug in sbc in CPU DSL impacting 68K subx and sbcd
Sun, 09 Feb 2025 18:07:40 -0800 Michael Pavone Fix some rotate instruction issues in new 68K core
Sun, 09 Feb 2025 16:54:38 -0800 Michael Pavone Fix regression in better unimplemented instruction error in CPU dsl
Sun, 09 Feb 2025 14:15:22 -0800 Michael Pavone Cut down on code bloat in 68K core a little
Sun, 09 Feb 2025 02:56:50 -0800 Michael Pavone Low confidence fix for edge case in CPU DSL not currently hit
Sat, 08 Feb 2025 20:04:18 -0800 Michael Pavone Implement divs and divu in new CPU core
Sat, 08 Feb 2025 12:51:35 -0800 Michael Pavone Better unimplemented instruction error message in CPU DSL
Sat, 08 Feb 2025 11:40:42 -0800 Michael Pavone Get 68K interrupts working in new CPU core
Fri, 07 Feb 2025 19:58:20 -0800 Michael Pavone Fix rol and ror in new CPU core
Fri, 07 Feb 2025 08:57:24 -0800 Michael Pavone WIP changes to new CPU core for rotate instructions and to get interrupts more functional
Sat, 25 Jan 2025 21:25:01 -0800 Michael Pavone Implement exg, muls and mulu in new 68K core
Tue, 16 Jul 2024 20:21:08 -0700 Michael Pavone Partially functional asr/asl implementations in new 68K core
Tue, 30 Apr 2024 22:32:08 -0700 Michael Pavone Get blastem compiling with new 68K core
Tue, 30 Apr 2024 00:02:14 -0700 Michael Pavone Make some progress on compiling full emulator with new 68K core
Mon, 29 Apr 2024 22:57:33 -0700 Michael Pavone Fix constant propagation for sext instruction
Thu, 07 Mar 2024 00:53:11 -0800 Michael Pavone Implement lea and pea in new 68K core
Sat, 24 Feb 2024 22:54:36 -0800 Michael Pavone Implement ext instruction in new 68K core
Fri, 23 Feb 2024 23:09:07 -0800 Michael Pavone Fix carry flag calculation for neg instruction in CPU DSL
Mon, 19 Feb 2024 18:14:12 -0800 Michael Pavone Allow more if statements to be constant folded in CPU DSL
Mon, 19 Feb 2024 17:55:45 -0800 Michael Pavone Fix implementation of cmp for 32-bit operands or when operation size is smaller than the size of the operands
Thu, 15 Feb 2024 21:49:17 -0800 Michael Pavone Fix some issues in new 68K core and add implementations of negx and clr instructions
Mon, 12 Feb 2024 07:42:32 -0800 Michael Pavone Sugar for unary operators in CPU DSL
Sun, 11 Feb 2024 20:41:28 -0800 Michael Pavone Sugar for some basic conditionals in CPU DSL
Sun, 11 Feb 2024 20:15:00 -0800 Michael Pavone Sugar for binary operators in CPU DSL
Sun, 11 Feb 2024 17:26:52 -0800 Michael Pavone Added a little syntax sugar to CPU DSL and started updating new Z80 core to use it
Sat, 13 Jun 2020 00:37:22 -0700 Michael Pavone Somewhat buggy implementations of shift instructions in new 68K core
Thu, 23 Apr 2020 20:57:14 -0700 Michael Pavone Fix autogenerated temp variables in interrupt subroutine in CPU DSL
Sat, 21 Sep 2019 10:48:10 -0700 Michael Pavone Implement interrupts in call dispatch mode in CPU DSL
Thu, 18 Apr 2019 19:47:50 -0700 Michael Pavone WIP new 68K core using CPU DSL
Wed, 20 Feb 2019 00:34:52 -0800 Michael Pavone Fix calculation for whether coalesceFlags is needed for xchg instruction in CPU DSL
Tue, 19 Feb 2019 22:51:33 -0800 Michael Pavone Store sync_cycle in context rather than in a local in CPU DSL. Fix the timing of a number of instructions in new Z80 core
Fri, 15 Feb 2019 23:58:34 -0800 Michael Pavone Basic support for string operands in CPU DSL
Tue, 12 Feb 2019 09:58:04 -0800 Michael Pavone Integration of new Z80 core is sort of working now
Sun, 10 Feb 2019 11:58:23 -0800 Michael Pavone Initial attempt at interrupts in new Z80 core and integrating it into main executable
Sat, 09 Feb 2019 11:34:31 -0800 Michael Pavone Optimization to memory access in new Z80 core
Fri, 08 Feb 2019 23:09:58 -0800 Michael Pavone Added option to CPU DSL to produce a threaded interpreter using computed goto
Thu, 07 Feb 2019 09:43:25 -0800 Michael Pavone Added init functions to z80_util.c so new Z80 core is closer to a drop in replacement for the old one
Wed, 06 Feb 2019 09:13:24 -0800 Michael Pavone Optimization of flag calculation for flags that just copy a bit from the result in CPU DSL
Wed, 06 Feb 2019 08:54:09 -0800 Michael Pavone Fixes to DAA, SCF and CCF to pass ZEXALL in new Z80 core
Tue, 05 Feb 2019 19:29:54 -0800 Michael Pavone Fixed half-carry flag calcuation for adc/sbc in new Z80 core
Mon, 04 Feb 2019 23:46:35 -0800 Michael Pavone Fixed CPI/CPD/CPIR/CPDR in new Z80 core
Mon, 04 Feb 2019 22:20:51 -0800 Michael Pavone Implement DD/FD prefixes for instructions that don't reference HL
Mon, 04 Feb 2019 21:43:43 -0800 Michael Pavone Fixed some issues involving conditional execution and temporaries/constant folding
Sun, 03 Feb 2019 11:05:40 -0800 Michael Pavone Get new Z80 core running in CPM harness
Sun, 03 Feb 2019 10:40:41 -0800 Michael Pavone Implemented the rest of the block move instructions in new Z80 core
Sat, 02 Feb 2019 23:02:19 -0800 Michael Pavone Implemented LDI in new Z80 core
less more | (0) -60 tip