repos/blastem: segacd.c annotate

annotate segacd.c @ 2058:70260f6051dd segacd

Initial work on CDC emulation

author	Michael Pavone <pavone@retrodev.com>
date	Fri, 21 Jan 2022 20:24:48 -0800
parents	88deea42caf0
children	7c1760b5b3e5

rev	line source
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1 #include <stdlib.h>
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	2 #include <string.h>
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	3 #include "segacd.h"
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	4 #include "genesis.h"
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	5 #include "util.h"
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	6
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	7 #define SCD_MCLKS 50000000
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	8 #define SCD_PERIPH_RESET_CLKS (SCD_MCLKS / 10)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	9 #define TIMER_TICK_CLKS 1536
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	10
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	11 enum {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	12 GA_SUB_CPU_CTRL,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	13 GA_MEM_MODE,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	14 GA_CDC_CTRL,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	15 GA_CDC_REG_DATA,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	16 GA_CDC_HOST_DATA,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	17 GA_CDC_DMA_ADDR,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	18 GA_STOP_WATCH,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	19 GA_COMM_FLAG,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	20 GA_COMM_CMD0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	21 GA_COMM_CMD1,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	22 GA_COMM_CMD2,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	23 GA_COMM_CMD3,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	24 GA_COMM_CMD4,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	25 GA_COMM_CMD5,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	26 GA_COMM_CMD6,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	27 GA_COMM_CMD7,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	28 GA_COMM_STATUS0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	29 GA_COMM_STATUS1,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	30 GA_COMM_STATUS2,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	31 GA_COMM_STATUS3,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	32 GA_COMM_STATUS4,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	33 GA_COMM_STATUS5,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	34 GA_COMM_STATUS6,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	35 GA_COMM_STATUS7,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	36 GA_TIMER,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	37 GA_INT_MASK,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	38 GA_CDD_FADER,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	39 GA_CDD_CTRL,
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	40 GA_CDD_STATUS0,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	41 GA_CDD_STATUS1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	42 GA_CDD_STATUS2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	43 GA_CDD_STATUS3,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	44 GA_CDD_STATUS4,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	45 GA_CDD_CMD0,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	46 GA_CDD_CMD1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	47 GA_CDD_CMD2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	48 GA_CDD_CMD3,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	49 GA_CDD_CMD4,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	50 GA_FONT_COLOR,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	51 GA_FONT_BITS,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	52 GA_FONT_DATA0,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	53 GA_FONT_DATA1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	54 GA_FONT_DATA2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	55 GA_FONT_DATA3,
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	56
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	57 GA_HINT_VECTOR = GA_CDC_REG_DATA
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	58 };
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	59 //GA_SUB_CPU_CTRL
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	60 #define BIT_IEN2 0x8000
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	61 #define BIT_IFL2 0x0100
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	62 #define BIT_LEDG 0x0200
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	63 #define BIT_LEDR 0x0100
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	64 #define BIT_SBRQ 0x0002
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	65 #define BIT_SRES 0x0001
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	66 #define BIT_PRES 0x0001
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	67 //GA_MEM_MODE
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	68 #define MASK_PROG_BANK 0x00C0
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	69 #define BIT_OVERWRITE 0x0010
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	70 #define BIT_UNDERWRITE 0x0008
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	71 #define MASK_PRIORITY (BIT_OVERWRITE\|BIT_UNDERWRITE)
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	72 #define BIT_MEM_MODE 0x0004
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	73 #define BIT_DMNA 0x0002
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	74 #define BIT_RET 0x0001
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	75
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	76 //GA_INT_MASK
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	77 #define BIT_MASK_IEN1 0x0002
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	78 #define BIT_MASK_IEN2 0x0004
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	79 #define BIT_MASK_IEN3 0x0008
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	80 #define BIT_MASK_IEN4 0x0010
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	81 #define BIT_MASK_IEN5 0x0020
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	82 #define BIT_MASK_IEN6 0x0040
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	83
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	84 static void prog_ram_wp_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	85 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	86 m68k_context *m68k = vcontext;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	87 segacd_context *cd = m68k->system;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	88 //if (!(cd->gate_array[GA_MEM_MODE] & (1 << ((address >> 9) + 8)))) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	89 if (address >= ((cd->gate_array[GA_MEM_MODE] & 0xFF00) << 1)) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	90 cd->prog_ram[address >> 1] = value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	91 m68k_invalidate_code_range(m68k, address, address + 2);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	92 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	93 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	94 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	95
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	96 static void prog_ram_wp_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	97 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	98 m68k_context *m68k = vcontext;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	99 segacd_context *cd = m68k->system;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	100 if (address >= ((cd->gate_array[GA_MEM_MODE] & 0xFF00) << 1)) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	101 ((uint8_t *)cd->prog_ram)[address ^ 1] = value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	102 m68k_invalidate_code_range(m68k, address, address + 1);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	103 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	104 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	105 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	106
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	107 static uint16_t word_ram_2M_read16(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	108 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	109 m68k_context *m68k = vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	110 //TODO: fixme for interleaving
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	111 uint16_t* bank = m68k->mem_pointers[1];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	112 uint16_t raw = bank[address >> 2];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	113 if (address & 2) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	114 return (raw & 0xF) \| (raw << 4 & 0xF00);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	115 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	116 return (raw >> 4 & 0xF00) \| (raw >> 8 & 0xF);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	117 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	118 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	119
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	120 static uint8_t word_ram_2M_read8(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	121 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	122 uint16_t word = word_ram_2M_read16(address, vcontext);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	123 if (address & 1) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	124 return word;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	125 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	126 return word >> 8;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	127 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	128
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	129 static void word_ram_2M_write8(uint32_t address, void vcontext, uint8_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	130 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	131 m68k_context *m68k = vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	132 segacd_context *cd = m68k->system;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	133 value &= 0xF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	134 uint16_t priority = cd->gate_array[GA_MEM_MODE] & MASK_PRIORITY;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	135
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	136 if (priority == BIT_OVERWRITE && !value) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	137 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	138 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	139 if (priority == BIT_UNDERWRITE) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	140 if (!value) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	141 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	142 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	143 uint8_t old = word_ram_2M_read8(address, vcontext);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	144 if (old) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	145 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	146 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	147 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	148 uint16_t* bank = m68k->mem_pointers[1];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	149 uint16_t raw = bank[address >> 2];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	150 uint16_t shift = ((address & 3) * 4);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	151 raw &= ~(0xF000 >> shift);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	152 raw \|= value << (12 - shift);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	153 bank[address >> 2] = raw;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	154 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	155 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	156
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	157
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	158 static void word_ram_2M_write16(uint32_t address, void vcontext, uint16_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	159 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	160 word_ram_2M_write8(address, vcontext, value >> 8);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	161 return word_ram_2M_write8(address + 1, vcontext, value);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	162 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	163
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	164 static uint16_t word_ram_1M_read16(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	165 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	166 return 0;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	167 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	168
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	169 static uint8_t word_ram_1M_read8(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	170 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	171 return 0;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	172 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	173
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	174 static void word_ram_1M_write16(uint32_t address, void vcontext, uint16_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	175 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	176 return vcontext;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	177 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	178
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	179 static void word_ram_1M_write8(uint32_t address, void vcontext, uint8_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	180 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	181 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	182 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	183
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	184
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	185 static uint16_t unmapped_prog_read16(uint32_t address, void *vcontext)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	186 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	187 return 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	188 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	189
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	190 static uint8_t unmapped_prog_read8(uint32_t address, void *vcontext)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	191 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	192 return 0xFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	193 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	194
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	195 static void unmapped_prog_write16(uint32_t address, void vcontext, uint16_t value)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	196 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	197 return vcontext;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	198 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	199
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	200 static void unmapped_prog_write8(uint32_t address, void vcontext, uint8_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	201 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	202 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	203 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	204
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	205 static uint16_t unmapped_word_read16(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	206 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	207 return 0xFFFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	208 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	209
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	210 static uint8_t unmapped_word_read8(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	211 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	212 return 0xFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	213 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	214
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	215 static void unmapped_word_write16(uint32_t address, void vcontext, uint16_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	216 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	217 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	218 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	219
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	220 static void unmapped_word_write8(uint32_t address, void vcontext, uint8_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	221 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	222 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	223 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	224
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	225 static uint16_t cell_image_read16(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	226 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	227 return 0xFFFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	228 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	229
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	230 static uint8_t cell_image_read8(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	231 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	232 return 0xFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	233 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	234
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	235 static void cell_image_write16(uint32_t address, void vcontext, uint16_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	236 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	237 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	238 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	239
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	240 static void cell_image_write8(uint32_t address, void vcontext, uint8_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	241 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	242 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	243 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	244
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	245 static uint8_t pcm_read8(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	246 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	247 return 0;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	248 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	249
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	250 static uint16_t pcm_read16(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	251 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	252 return 0xFF00 \| pcm_read8(address+1, vcontext);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	253 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	254
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	255 static void pcm_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	256 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	257 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	258 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	259
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	260 static void pcm_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	261 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	262 return pcm_write8(address+1, vcontext, value);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	263 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	264
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	265
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	266 static void timers_run(segacd_context *cd, uint32_t cycle)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	267 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	268 if (cycle <= cd->stopwatch_cycle) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	269 return;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	270 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	271 uint32_t ticks = (cycle - cd->stopwatch_cycle) / TIMER_TICK_CLKS;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	272 cd->stopwatch_cycle += ticks * TIMER_TICK_CLKS;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	273 cd->gate_array[GA_STOP_WATCH] += ticks;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	274 cd->gate_array[GA_STOP_WATCH] &= 0xFFF;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	275 if (ticks && !cd->timer_value) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	276 --ticks;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	277 cd->timer_value = cd->gate_array[GA_TIMER];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	278 }
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	279 if (ticks && cd->timer_value) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	280 while (ticks >= (cd->timer_value + 1)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	281 ticks -= cd->timer_value + 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	282 cd->timer_value = cd->gate_array[GA_TIMER];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	283 cd->timer_pending = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	284 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	285 cd->timer_value -= ticks;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	286 if (!cd->timer_value) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	287 cd->timer_pending = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	288 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	289 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	290 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	291
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	292 static uint32_t next_timer_int(segacd_context *cd)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	293 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	294 if (cd->timer_pending) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	295 return cd->stopwatch_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	296 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	297 if (cd->timer_value) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	298 return cd->stopwatch_cycle + TIMER_TICK_CLKS * cd->timer_value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	299 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	300 if (cd->gate_array[GA_TIMER]) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	301 return cd->stopwatch_cycle + TIMER_TICK_CLKS * (cd->gate_array[GA_TIMER] + 1);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	302 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	303 return CYCLE_NEVER;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	304 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	305
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	306 static void calculate_target_cycle(m68k_context * context)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	307 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	308 segacd_context *cd = context->system;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	309 context->int_cycle = CYCLE_NEVER;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	310 uint8_t mask = context->status & 0x7;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	311 if (mask < 3) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	312 uint32_t next_timer;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	313 if (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN3) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	314 uint32_t next_timer_cycle = next_timer_int(cd);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	315 if (next_timer_cycle < context->int_cycle) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	316 context->int_cycle = next_timer_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	317 context->int_num = 3;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	318 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	319 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	320 if (mask < 2) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	321 if (cd->int2_cycle < context->int_cycle && (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN2)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	322 context->int_cycle = cd->int2_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	323 context->int_num = 2;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	324 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	325 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	326 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	327 if (context->int_cycle > context->current_cycle && context->int_pending == INT_PENDING_SR_CHANGE) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	328 context->int_pending = INT_PENDING_NONE;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	329 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	330 if (context->current_cycle >= context->sync_cycle) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	331 context->should_return = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	332 context->target_cycle = context->current_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	333 return;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	334 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	335 if (context->status & M68K_STATUS_TRACE \|\| context->trace_pending) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	336 context->target_cycle = context->current_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	337 return;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	338 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	339 context->target_cycle = context->sync_cycle < context->int_cycle ? context->sync_cycle : context->int_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	340 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	341
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	342 static uint16_t sub_gate_read16(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	343 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	344 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	345 segacd_context *cd = m68k->system;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	346 uint32_t reg = address >> 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	347 switch (reg)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	348 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	349 case GA_SUB_CPU_CTRL: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	350 uint16_t value = cd->gate_array[reg] & 0xFFFE;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	351 if (cd->periph_reset_cycle == CYCLE_NEVER \|\| (m68k->current_cycle - cd->periph_reset_cycle) > SCD_PERIPH_RESET_CLKS) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	352 value \|= BIT_PRES;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	353 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	354 return value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	355 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	356 case GA_MEM_MODE:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	357 return cd->gate_array[reg] & 0xFF1F;
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	358 case GA_CDC_CTRL:
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	359 return cd->gate_array[reg] \| cd->cdc.ar;
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	360 case GA_CDC_REG_DATA:
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	361 return lc8951_reg_read(&cd->cdc);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	362 case GA_STOP_WATCH:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	363 case GA_TIMER:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	364 timers_run(cd, m68k->current_cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	365 return cd->gate_array[reg];
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	366 case GA_FONT_DATA0:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	367 case GA_FONT_DATA1:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	368 case GA_FONT_DATA2:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	369 case GA_FONT_DATA3: {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	370 uint16_t shift = 4 * (3 - (reg - GA_FONT_DATA0));
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	371 uint16_t value = 0;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	372 uint16_t fg = cd->gate_array[GA_FONT_COLOR] >> 4;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	373 uint16_t bg = cd->gate_array[GA_FONT_COLOR] & 0xF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	374 for (int i = 0; i < 4; i++) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	375 uint16_t pixel = 0;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	376 if (cd->gate_array[GA_FONT_BITS] & 1 << (shift + i)) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	377 pixel = fg;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	378 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	379 pixel = bg;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	380 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	381 value \|= pixel << (i * 4);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	382 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	383 return value;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	384 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	385 default:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	386 return cd->gate_array[reg];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	387 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	388 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	389
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	390 static uint8_t sub_gate_read8(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	391 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	392 uint16_t val = sub_gate_read16(address, vcontext);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	393 return address & 1 ? val : val >> 8;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	394 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	395
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	396 static void sub_gate_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	397 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	398 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	399 segacd_context *cd = m68k->system;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	400 uint32_t reg = address >> 1;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	401 switch (reg)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	402 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	403 case GA_SUB_CPU_CTRL:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	404 cd->gate_array[reg] &= 0xF0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	405 cd->gate_array[reg] \|= value & (BIT_LEDG\|BIT_LEDR);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	406 if (value & BIT_PRES) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	407 cd->periph_reset_cycle = m68k->current_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	408 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	409 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	410 case GA_MEM_MODE: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	411 uint16_t changed = value ^ cd->gate_array[reg];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	412 genesis_context *gen = cd->genesis;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	413 if (changed & BIT_MEM_MODE) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	414 //FIXME: ram banks are supposed to be interleaved when in 2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	415 cd->gate_array[reg] &= ~BIT_DMNA;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	416 if (value & BIT_MEM_MODE) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	417 //switch to 1M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	418 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = (value & BIT_RET) ? cd->word_ram + 0x10000 : cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	419 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	420 m68k->mem_pointers[0] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	421 m68k->mem_pointers[1] = (value & BIT_RET) ? cd->word_ram : cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	422 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	423 //switch to 2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	424 if (value & BIT_RET) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	425 //Main CPU will have word ram
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	426 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	427 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	428 m68k->mem_pointers[0] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	429 m68k->mem_pointers[1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	430 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	431 //sub cpu will have word ram
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	432 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	433 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	434 m68k->mem_pointers[0] = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	435 m68k->mem_pointers[1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	436 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	437 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	438 m68k_invalidate_code_range(gen->m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	439 m68k_invalidate_code_range(m68k, 0x080000, 0x0E0000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	440 } else if (changed & BIT_RET) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	441 if (value & BIT_MEM_MODE) {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	442 cd->gate_array[reg] &= ~BIT_DMNA;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	443 //swapping banks in 1M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	444 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = (value & BIT_RET) ? cd->word_ram + 0x10000 : cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	445 m68k->mem_pointers[1] = (value & BIT_RET) ? cd->word_ram : cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	446 m68k_invalidate_code_range(gen->m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	447 m68k_invalidate_code_range(m68k, 0x080000, 0x0E0000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	448 } else if (value & BIT_RET) {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	449 cd->gate_array[reg] &= ~BIT_DMNA;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	450 //giving word ram to main CPU in 2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	451 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	452 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	453 m68k->mem_pointers[0] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	454 m68k_invalidate_code_range(gen->m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	455 m68k_invalidate_code_range(m68k, 0x080000, 0x0E0000);
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	456 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	457 value \|= BIT_RET;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	458 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	459 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	460 cd->gate_array[reg] &= 0xFFC2;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	461 cd->gate_array[reg] \|= value & (BIT_RET\|BIT_MEM_MODE\|MASK_PRIORITY);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	462 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	463 }
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	464 case GA_CDC_CTRL:
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	465 lc8951_ar_write(&cd->cdc, value);
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	466 cd->gate_array[reg] &= 0xC000;
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	467 cd->gate_array[reg] = value & 0x0700;
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	468 break;
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	469 case GA_CDC_REG_DATA:
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	470 lc8951_reg_write(&cd->cdc, value);
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	471 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	472 case GA_STOP_WATCH:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	473 //docs say you should only write zero to reset
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	474 //mcd-verificator comments suggest any value will reset
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	475 timers_run(cd, m68k->current_cycle);
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	476 cd->gate_array[reg] = 0;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	477 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	478 case GA_COMM_FLAG:
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	479 cd->gate_array[reg] &= 0xFF00;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	480 cd->gate_array[reg] \|= value & 0xFF;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	481 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	482 case GA_COMM_STATUS0:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	483 case GA_COMM_STATUS1:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	484 case GA_COMM_STATUS2:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	485 case GA_COMM_STATUS3:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	486 case GA_COMM_STATUS4:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	487 case GA_COMM_STATUS5:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	488 case GA_COMM_STATUS6:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	489 case GA_COMM_STATUS7:
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	490 //no effects for these other than saving the value
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	491 cd->gate_array[reg] = value;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	492 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	493 case GA_TIMER:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	494 timers_run(cd, m68k->current_cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	495 cd->gate_array[reg] = value & 0xFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	496 calculate_target_cycle(m68k);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	497 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	498 case GA_INT_MASK:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	499 cd->gate_array[reg] = value & (BIT_MASK_IEN6\|BIT_MASK_IEN5\|BIT_MASK_IEN4\|BIT_MASK_IEN3\|BIT_MASK_IEN2\|BIT_MASK_IEN1);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	500 calculate_target_cycle(m68k);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	501 break;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	502 case GA_FONT_COLOR:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	503 cd->gate_array[reg] = value & 0xFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	504 break;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	505 case GA_FONT_BITS:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	506 cd->gate_array[reg] = value;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	507 break;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	508 default:
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	509 printf("Unhandled gate array write %X:%X\n", address, value);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	510 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	511 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	512 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	513
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	514 static void sub_gate_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	515 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	516 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	517 segacd_context *cd = m68k->system;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	518 uint32_t reg = (address & 0x1FF) >> 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	519 uint16_t value16;
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	520 switch (address >> 1)
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	521 {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	522 case GA_CDC_HOST_DATA:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	523 case GA_CDC_DMA_ADDR:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	524 case GA_STOP_WATCH:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	525 case GA_COMM_FLAG:
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	526 case GA_TIMER:
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	527 case GA_CDD_FADER:
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	528 case GA_FONT_COLOR:
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	529 //these registers treat all writes as word-wide
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	530 value16 = value \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	531 break;
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	532 case GA_CDC_CTRL:
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	533 if (address & 1) {
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	534 lc8951_ar_write(&cd->cdc, value);
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	535 } else {
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	536 cd->gate_array[reg] = value << 8;
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	537 }
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	538 return vcontext;
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	539 default:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	540 if (address & 1) {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	541 value16 = cd->gate_array[reg] & 0xFF00 \| value;
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	542 } else {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	543 value16 = cd->gate_array[reg] & 0xFF \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	544 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	545 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	546 return sub_gate_write16(address, vcontext, value16);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	547 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	548
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	549 static uint8_t can_main_access_prog(segacd_context *cd)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	550 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	551 //TODO: use actual busack
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	552 return cd->busreq \|\| !cd->reset;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	553 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	554
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	555 static void scd_peripherals_run(segacd_context *cd, uint32_t cycle)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	556 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	557 timers_run(cd, cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	558 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	559
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	560 static m68k_context sync_components(m68k_context context, uint32_t address)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	561 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	562 segacd_context *cd = context->system;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	563 scd_peripherals_run(cd, context->current_cycle);
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	564 switch (context->int_ack)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	565 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	566 case 2:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	567 cd->int2_cycle = CYCLE_NEVER;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	568 break;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	569 case 3:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	570 cd->timer_pending = 0;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	571 break;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	572 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	573 context->int_ack = 0;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	574 calculate_target_cycle(context);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	575 return context;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	576 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	577
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	578 void scd_run(segacd_context *cd, uint32_t cycle)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	579 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	580 uint8_t m68k_run = !can_main_access_prog(cd);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	581 if (m68k_run) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	582 cd->m68k->sync_cycle = cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	583 if (cd->need_reset) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	584 cd->need_reset = 0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	585 m68k_reset(cd->m68k);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	586 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	587 calculate_target_cycle(cd->m68k);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	588 resume_68k(cd->m68k);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	589 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	590 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	591 cd->m68k->current_cycle = cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	592 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	593 scd_peripherals_run(cd, cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	594 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	595
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	596 uint32_t gen_cycle_to_scd(uint32_t cycle, genesis_context *gen)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	597 {
2055 c4d066d798c4 Fix prog RAM banking and Genesis to SCD cycle conversion. Arkagis Escape demo now works Michael Pavone <pavone@retrodev.com> parents: 2054 diff changeset	598 return ((uint64_t)cycle) * ((uint64_t)SCD_MCLKS) / ((uint64_t)gen->normal_clock);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	599 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	600
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	601 void scd_adjust_cycle(segacd_context *cd, uint32_t deduction)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	602 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	603 deduction = gen_cycle_to_scd(deduction, cd->genesis);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	604 cd->m68k->current_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	605 cd->stopwatch_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	606 if (deduction >= cd->int2_cycle) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	607 cd->int2_cycle = 0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	608 } else if (cd->int2_cycle != CYCLE_NEVER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	609 cd->int2_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	610 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	611 if (deduction >= cd->periph_reset_cycle) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	612 cd->periph_reset_cycle = CYCLE_NEVER;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	613 } else if (cd->periph_reset_cycle != CYCLE_NEVER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	614 cd->periph_reset_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	615 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	616 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	617
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	618 static uint16_t main_gate_read16(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	619 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	620 m68k_context *m68k = vcontext;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	621 genesis_context *gen = m68k->system;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	622 segacd_context *cd = gen->expansion;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	623 uint32_t scd_cycle = gen_cycle_to_scd(m68k->current_cycle, gen);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	624 scd_run(cd, scd_cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	625 uint32_t offset = (address & 0x1FF) >> 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	626 switch (offset)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	627 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	628 case GA_SUB_CPU_CTRL: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	629 uint16_t value = 0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	630 if (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN2) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	631 value \|= BIT_IEN2;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	632 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	633 if (cd->int2_cycle != CYCLE_NEVER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	634 value \|= BIT_IFL2;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	635 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	636 if (can_main_access_prog(cd)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	637 value \|= BIT_SBRQ;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	638 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	639 if (cd->reset) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	640 value \|= BIT_SRES;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	641 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	642 return value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	643 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	644 case GA_MEM_MODE:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	645 //Main CPU can't read priority mode bits
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	646 return cd->gate_array[offset] & 0xFFE7;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	647 case GA_HINT_VECTOR:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	648 return cd->rom_mut[0x72/2];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	649 case GA_CDC_DMA_ADDR:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	650 //TODO: open bus maybe?
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	651 return 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	652 default:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	653 if (offset < GA_TIMER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	654 return cd->gate_array[offset];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	655 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	656 //TODO: open bus maybe?
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	657 return 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	658 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	659 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	660
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	661 static uint8_t main_gate_read8(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	662 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	663 uint16_t val = main_gate_read16(address & 0xFE, vcontext);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	664 return address & 1 ? val : val >> 8;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	665 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	666
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	667 static void main_gate_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	668 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	669 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	670 genesis_context *gen = m68k->system;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	671 segacd_context *cd = gen->expansion;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	672 uint32_t scd_cycle = gen_cycle_to_scd(m68k->current_cycle, gen);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	673 scd_run(cd, scd_cycle);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	674 uint32_t reg = (address & 0x1FF) >> 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	675 switch (reg)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	676 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	677 case GA_SUB_CPU_CTRL: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	678 uint8_t old_access = can_main_access_prog(cd);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	679 cd->busreq = value & BIT_SBRQ;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	680 uint8_t old_reset = cd->reset;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	681 cd->reset = value & BIT_SRES;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	682 if (cd->reset && !old_reset) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	683 cd->need_reset = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	684 }
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	685 if (value & BIT_IFL2) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	686 cd->int2_cycle = scd_cycle;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	687 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	688 /*cd->gate_array[reg] &= 0x7FFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	689 cd->gate_array[reg] \|= value & 0x8000;*/
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	690 uint8_t new_access = can_main_access_prog(cd);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	691 uint32_t bank = cd->gate_array[GA_MEM_MODE] >> 6 & 0x3;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	692 if (new_access) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	693 if (!old_access) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	694 m68k->mem_pointers[cd->memptr_start_index] = cd->prog_ram + bank * 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	695 m68k_invalidate_code_range(m68k, cd->base + 0x220000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	696 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	697 } else if (old_access) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	698 m68k->mem_pointers[cd->memptr_start_index] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	699 m68k_invalidate_code_range(m68k, cd->base + 0x220000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	700 m68k_invalidate_code_range(cd->m68k, bank * 0x20000, (bank + 1) * 0x20000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	701 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	702 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	703 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	704 case GA_MEM_MODE: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	705 uint16_t changed = cd->gate_array[reg] ^ value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	706 //Main CPU can't write priority mode bits, MODE or RET
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	707 cd->gate_array[reg] &= 0x001F;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	708 cd->gate_array[reg] \|= value & 0xFFC0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	709 if ((cd->gate_array[reg] & BIT_MEM_MODE)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	710 //1M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	711 if (!(value & BIT_DMNA)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	712 cd->gate_array[reg] \|= BIT_DMNA;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	713 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	714 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	715 //2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	716 if (changed & value & BIT_DMNA) {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	717 cd->gate_array[reg] \|= BIT_DMNA;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	718 m68k->mem_pointers[cd->memptr_start_index + 1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	719 m68k->mem_pointers[cd->memptr_start_index + 2] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	720 cd->m68k->mem_pointers[0] = cd->word_ram;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	721 cd->gate_array[reg] &= ~BIT_RET;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	722
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	723 m68k_invalidate_code_range(m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	724 m68k_invalidate_code_range(cd->m68k, 0x080000, 0x0C0000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	725 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	726 }
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	727 if (changed & MASK_PROG_BANK && can_main_access_prog(cd)) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	728 uint32_t bank = cd->gate_array[GA_MEM_MODE] >> 6 & 0x3;
2055 c4d066d798c4 Fix prog RAM banking and Genesis to SCD cycle conversion. Arkagis Escape demo now works Michael Pavone <pavone@retrodev.com> parents: 2054 diff changeset	729 m68k->mem_pointers[cd->memptr_start_index] = cd->prog_ram + bank * 0x10000;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	730 m68k_invalidate_code_range(m68k, cd->base + 0x220000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	731 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	732 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	733 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	734 case GA_HINT_VECTOR:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	735 cd->rom_mut[0x72/2] = value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	736 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	737 case GA_COMM_FLAG:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	738 //Main CPU can only write the upper byte;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	739 cd->gate_array[reg] &= 0xFF;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	740 cd->gate_array[reg] \|= value & 0xFF00;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	741 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	742 case GA_COMM_CMD0:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	743 case GA_COMM_CMD1:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	744 case GA_COMM_CMD2:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	745 case GA_COMM_CMD3:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	746 case GA_COMM_CMD4:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	747 case GA_COMM_CMD5:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	748 case GA_COMM_CMD6:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	749 case GA_COMM_CMD7:
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	750 //no effects for these other than saving the value
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	751 cd->gate_array[reg] = value;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	752 break;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	753 default:
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	754 printf("Unhandled gate array write %X:%X\n", address, value);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	755 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	756 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	757 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	758
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	759 static void main_gate_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	760 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	761 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	762 genesis_context *gen = m68k->system;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	763 segacd_context *cd = gen->expansion;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	764 uint32_t reg = (address & 0x1FF) >> 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	765 uint16_t value16;
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	766 switch (reg >> 1)
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	767 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	768 case GA_SUB_CPU_CTRL:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	769 if (address & 1) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	770 value16 = value;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	771 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	772 value16 = value << 8;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	773 if (cd->reset) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	774 value16 \|= BIT_SRES;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	775 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	776 if (cd->busreq) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	777 value16 \|= BIT_SBRQ;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	778 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	779 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	780 break;
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	781 case GA_HINT_VECTOR:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	782 case GA_COMM_FLAG:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	783 //writes to these regs are always treated as word wide
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	784 value16 = value \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	785 break;
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	786 default:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	787 if (address & 1) {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	788 value16 = cd->gate_array[reg] & 0xFF00 \| value;
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	789 } else {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	790 value16 = cd->gate_array[reg] & 0xFF \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	791 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	792 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	793 return main_gate_write16(address, vcontext, value16);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	794 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	795
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	796 segacd_context alloc_configure_segacd(system_media media, uint32_t opts, uint8_t force_region, rom_info *info)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	797 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	798 static memmap_chunk sub_cpu_map[] = {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	799 {0x000000, 0x01FEFF, 0xFFFFFF, .flags=MMAP_READ \| MMAP_CODE, .write_16 = prog_ram_wp_write16, .write_8 = prog_ram_wp_write8},
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	800 {0x01FF00, 0x07FFFF, 0xFFFFFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_CODE},
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	801 {0x080000, 0x0BFFFF, 0x03FFFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_CODE \| MMAP_PTR_IDX \| MMAP_FUNC_NULL, .ptr_index = 0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	802 .read_16 = word_ram_2M_read16, .write_16 = word_ram_2M_write16, .read_8 = word_ram_2M_read8, .write_8 = word_ram_2M_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	803 {0x0C0000, 0x0DFFFF, 0x01FFFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_CODE \| MMAP_PTR_IDX \| MMAP_FUNC_NULL, .ptr_index = 1,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	804 .read_16 = word_ram_1M_read16, .write_16 = word_ram_1M_write16, .read_8 = word_ram_1M_read8, .write_8 = word_ram_1M_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	805 {0xFE0000, 0xFEFFFF, 0x003FFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_ONLY_ODD},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	806 {0xFF0000, 0xFF7FFF, 0x003FFF, .read_16 = pcm_read16, .write_16 = pcm_write16, .read_8 = pcm_read8, .write_8 = pcm_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	807 {0xFF8000, 0xFF81FF, 0x0001FF, .read_16 = sub_gate_read16, .write_16 = sub_gate_write16, .read_8 = sub_gate_read8, .write_8 = sub_gate_write8}
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	808 };
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	809
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	810 segacd_context *cd = calloc(sizeof(segacd_context), 1);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	811 FILE *f = fopen("cdbios.bin", "rb");
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	812 if (!f) {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	813 fatal_error("Failed to open CD firmware for reading");
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	814 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	815 long firmware_size = file_size(f);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	816 uint32_t adjusted_size = nearest_pow2(firmware_size);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	817 cd->rom = malloc(adjusted_size);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	818 if (firmware_size != fread(cd->rom, 1, firmware_size, f)) {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	819 fatal_error("Failed to read CD firmware");
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	820 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	821 cd->rom_mut = malloc(adjusted_size);
1503 a763523dadf4 Added code for initializing a combined Genesis + Sega CD system when a Sega CD ISO is loaded Michael Pavone <pavone@retrodev.com> parents: 1502 diff changeset	822 byteswap_rom(adjusted_size, cd->rom);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	823 memcpy(cd->rom_mut, cd->rom, adjusted_size);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	824 cd->rom_mut[0x72/2] = 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	825
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	826 //memset(info, 0, sizeof(*info));
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	827 //tern_node *db = get_rom_db();
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	828 //*info = configure_rom(db, media->buffer, media->size, media->chain ? media->chain->buffer : NULL, media->chain ? media->chain->size : 0, NULL, 0);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	829
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	830 cd->prog_ram = malloc(512*1024);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	831 cd->word_ram = malloc(256*1024);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	832 cd->pcm_ram = malloc(64*1024);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	833 //TODO: Load state from file
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	834 cd->bram = malloc(8*1024);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	835
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	836
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	837 sub_cpu_map[0].buffer = sub_cpu_map[1].buffer = cd->prog_ram;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	838 sub_cpu_map[4].buffer = cd->bram;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	839 m68k_options *mopts = malloc(sizeof(m68k_options));
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	840 init_m68k_opts(mopts, sub_cpu_map, sizeof(sub_cpu_map) / sizeof(*sub_cpu_map), 4, sync_components);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	841 cd->m68k = init_68k_context(mopts, NULL);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	842 cd->m68k->system = cd;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	843 cd->int2_cycle = CYCLE_NEVER;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	844 cd->busreq = 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	845 cd->busack = 1;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	846 cd->need_reset = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	847 cd->reset = 1; //active low, so reset is not active on start
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	848 cd->memptr_start_index = 0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	849 cd->gate_array[1] = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	850 cd->gate_array[0x1B] = 0x100;
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	851 lc8951_init(&cd->cdc);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	852
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	853 return cd;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	854 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	855
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	856 memmap_chunk segacd_main_cpu_map(segacd_context cd, uint8_t cart_boot, uint32_t *num_chunks)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	857 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	858 static memmap_chunk main_cpu_map[] = {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	859 {0x000000, 0x01FFFF, 0x01FFFF, .flags=MMAP_READ},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	860 {0x020000, 0x03FFFF, 0x01FFFF, .flags=MMAP_READ\|MMAP_WRITE\|MMAP_PTR_IDX\|MMAP_FUNC_NULL\|MMAP_CODE, .ptr_index = 0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	861 .read_16 = unmapped_prog_read16, .write_16 = unmapped_prog_write16, .read_8 = unmapped_prog_read8, .write_8 = unmapped_prog_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	862 {0x040000, 0x05FFFF, 0x01FFFF, .flags=MMAP_READ}, //first ROM alias
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	863 //TODO: additional ROM/prog RAM aliases
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	864 {0x200000, 0x21FFFF, 0x01FFFF, .flags=MMAP_READ\|MMAP_WRITE\|MMAP_PTR_IDX\|MMAP_FUNC_NULL\|MMAP_CODE, .ptr_index = 1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	865 .read_16 = unmapped_word_read16, .write_16 = unmapped_word_write16, .read_8 = unmapped_word_read8, .write_8 = unmapped_word_write8},
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	866 {0x220000, 0x23FFFF, 0x01FFFF, .flags=MMAP_READ\|MMAP_WRITE\|MMAP_PTR_IDX\|MMAP_FUNC_NULL\|MMAP_CODE, .ptr_index = 2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	867 .read_16 = cell_image_read16, .write_16 = cell_image_write16, .read_8 = cell_image_read8, .write_8 = cell_image_write8},
1504 95b3a1a8b26c Add mapping for gate array registers in main cpu map Michael Pavone <pavone@retrodev.com> parents: 1503 diff changeset	868 {0xA12000, 0xA12FFF, 0xFFFFFF, .read_16 = main_gate_read16, .write_16 = main_gate_write16, .read_8 = main_gate_read8, .write_8 = main_gate_write8}
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	869 };
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	870 for (int i = 0; i < sizeof(main_cpu_map) / sizeof(*main_cpu_map); i++)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	871 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	872 if (main_cpu_map[i].start < 0x800000) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	873 if (cart_boot) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	874 main_cpu_map[i].start \|= 0x400000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	875 main_cpu_map[i].end \|= 0x400000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	876 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	877 main_cpu_map[i].start &= 0x3FFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	878 main_cpu_map[i].end &= 0x3FFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	879 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	880 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	881 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	882 //TODO: support BRAM cart
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	883 main_cpu_map[0].buffer = cd->rom_mut;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	884 main_cpu_map[2].buffer = cd->rom;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	885 main_cpu_map[1].buffer = cd->prog_ram;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	886 main_cpu_map[3].buffer = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	887 main_cpu_map[4].buffer = cd->word_ram + 0x10000;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	888 num_chunks = sizeof(main_cpu_map) / sizeof(main_cpu_map);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	889 return main_cpu_map;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	890 }

Mercurial > repos > blastem

annotate segacd.c @ 2058:70260f6051dd segacd