| Tue, 30 Aug 2022 18:42:45 -0700 |
Michael Pavone |
Add disassemble command to debugger
|
| Tue, 18 Jan 2022 00:03:50 -0800 |
Michael Pavone |
Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM
segacd
|
| Thu, 17 May 2018 00:43:16 -0700 |
Michael Pavone |
Fix instruction timing for a number of instructions with only a single operand
|
| Fri, 19 May 2017 20:27:35 -0700 |
Michael Pavone |
Fix to M68K interrupt latency for most instructions. Still needs some work for RAW_IMPL instructions besides move
|
| Mon, 24 Apr 2017 20:49:31 -0700 |
Michael Pavone |
Fix interaction between 68K debugger and instruction retranslation due to self modifying code or bank switching
|
| Wed, 15 Mar 2017 19:05:27 -0700 |
Michael Pavone |
Cycle accurate implementation of divs
|
| Fri, 03 Mar 2017 23:51:29 -0800 |
Michael Pavone |
Cycle accurate divu and undefined flags for overflow case
|
| Mon, 28 Nov 2016 22:45:46 -0800 |
Michael Pavone |
Clean up symbol visiblity and delete a ltitle bit of dead code
|
| Thu, 06 Oct 2016 09:34:31 -0700 |
Michael Pavone |
Add support for specifying a reset handler in the M68K core. Adjust memory map initialization to handle extra field. Improved handling of out of bounds execution.
|
| Wed, 27 Apr 2016 23:11:24 -0700 |
Michael Pavone |
Implement privelege violation exceptions
|
| Tue, 26 Apr 2016 23:13:37 -0700 |
Michael Pavone |
Initial stab at implementing address error exceptions. Need to fill in the value of IR, undefined bits of last stack frame word and properly deal with address errors that occur during exception processing.
|
| Tue, 26 Apr 2016 00:07:15 -0700 |
Michael Pavone |
Implement illegal instruction trap
|
| Sun, 24 Apr 2016 02:19:48 -0700 |
Michael Pavone |
Half assed, prefetch based open bus value emulation. Gets BlastEm up to 119/122 in VDP FIFO Testing
|
| Sun, 24 Apr 2016 00:22:38 -0700 |
Michael Pavone |
Fix order of writes for move.l with a predec destination
|
| Thu, 29 Oct 2015 19:06:06 -0700 |
Michael Pavone |
Implement TRAPV
|
| Wed, 28 Oct 2015 19:45:24 -0700 |
Michael Pavone |
Implement TAS
|
| Fri, 22 May 2015 23:49:32 -0700 |
Michael Pavone |
Don't attempt to translate or map code at odd addresses. This fixes a bug that shows up when playing College Footbal USA 96
|
| Thu, 08 Jan 2015 21:00:21 -0800 |
Michael Pavone |
Moved m68k_save_result to m68k_core.c
|
| Thu, 08 Jan 2015 19:11:56 -0800 |
Michael Pavone |
Moved translate_m68k_rte and translate_m68k_reset to m68k_core.c
|
| Fri, 26 Dec 2014 15:45:31 -0800 |
Michael Pavone |
Fix a few bugs introduced in the Z80 core from the adjustments to fit with the code gen refactor
|
| Sat, 08 Mar 2014 00:15:09 -0800 |
Michael Pavone |
Move translate_m68k_movem to m68k_core.c
|
| Fri, 07 Mar 2014 23:26:46 -0800 |
Michael Pavone |
Made m68k_retranslate_inst host-cpu generic and moved it to m68k_core.c
|
| Fri, 07 Mar 2014 19:35:13 -0800 |
Michael Pavone |
Combine andi ccr/sr and ori ccr/sr.
|
| Fri, 07 Mar 2014 17:42:29 -0800 |
Michael Pavone |
Refactored translate_m68k so that it contains no host-cpu specific code and moved it to m68k_core.c
|
| Wed, 05 Mar 2014 19:26:53 -0800 |
Michael Pavone |
Combine implementations of lea and pea. Update bit instructions to use the op_ family of functions to simplify their implementation a bit.
|
| Tue, 04 Mar 2014 00:02:20 -0800 |
Michael Pavone |
Small refactor to flag handling in 68K core
|
| Mon, 03 Mar 2014 22:17:20 -0800 |
Michael Pavone |
More 68K core refactoring to both reduce the amount of code and better split the host-cpu specific parts from the generic parts
|
| Sun, 02 Mar 2014 16:34:29 -0800 |
Michael Pavone |
Initial stab at separating the generic parts of the 68K core from the host-cpu specific parts.
|
