repos/blastem: segacd.c annotate

annotate segacd.c @ 2083:372625dd9590

Persist BRAM to file. Load BIOS relative to blastem directory

author	Michael Pavone <pavone@retrodev.com>
date	Thu, 03 Feb 2022 23:41:53 -0800
parents	cfd53c94fffb
children	3e0801280bef

rev	line source
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1 #include <stdlib.h>
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	2 #include <string.h>
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	3 #include "cd_graphics.h"
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	4 #include "genesis.h"
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	5 #include "util.h"
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	6
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	7 #define SCD_MCLKS 50000000
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	8 #define SCD_PERIPH_RESET_CLKS (SCD_MCLKS / 10)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	9 #define TIMER_TICK_CLKS 1536
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	10
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	11 enum {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	12 GA_SUB_CPU_CTRL,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	13 GA_MEM_MODE,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	14 GA_CDC_CTRL,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	15 GA_CDC_REG_DATA,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	16 GA_CDC_HOST_DATA,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	17 GA_CDC_DMA_ADDR,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	18 GA_STOP_WATCH,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	19 GA_COMM_FLAG,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	20 GA_COMM_CMD0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	21 GA_COMM_CMD1,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	22 GA_COMM_CMD2,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	23 GA_COMM_CMD3,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	24 GA_COMM_CMD4,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	25 GA_COMM_CMD5,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	26 GA_COMM_CMD6,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	27 GA_COMM_CMD7,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	28 GA_COMM_STATUS0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	29 GA_COMM_STATUS1,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	30 GA_COMM_STATUS2,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	31 GA_COMM_STATUS3,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	32 GA_COMM_STATUS4,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	33 GA_COMM_STATUS5,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	34 GA_COMM_STATUS6,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	35 GA_COMM_STATUS7,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	36 GA_TIMER,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	37 GA_INT_MASK,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	38 GA_CDD_FADER,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	39 GA_CDD_CTRL,
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	40 GA_CDD_STATUS0,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	41 GA_CDD_STATUS1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	42 GA_CDD_STATUS2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	43 GA_CDD_STATUS3,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	44 GA_CDD_STATUS4,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	45 GA_CDD_CMD0,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	46 GA_CDD_CMD1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	47 GA_CDD_CMD2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	48 GA_CDD_CMD3,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	49 GA_CDD_CMD4,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	50 GA_FONT_COLOR,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	51 GA_FONT_BITS,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	52 GA_FONT_DATA0,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	53 GA_FONT_DATA1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	54 GA_FONT_DATA2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	55 GA_FONT_DATA3,
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	56
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	57 GA_HINT_VECTOR = GA_CDC_REG_DATA
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	58 };
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	59 //GA_SUB_CPU_CTRL
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	60 #define BIT_IEN2 0x8000
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	61 #define BIT_IFL2 0x0100
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	62 #define BIT_LEDG 0x0200
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	63 #define BIT_LEDR 0x0100
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	64 #define BIT_SBRQ 0x0002
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	65 #define BIT_SRES 0x0001
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	66 #define BIT_PRES 0x0001
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	67 //GA_MEM_MODE
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	68 #define MASK_PROG_BANK 0x00C0
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	69 #define BIT_OVERWRITE 0x0010
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	70 #define BIT_UNDERWRITE 0x0008
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	71 #define MASK_PRIORITY (BIT_OVERWRITE\|BIT_UNDERWRITE)
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	72 #define BIT_MEM_MODE 0x0004
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	73 #define BIT_DMNA 0x0002
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	74 #define BIT_RET 0x0001
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	75
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	76 //GA_CDC_CTRL
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	77 #define BIT_EDT 0x8000
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	78 #define BIT_DSR 0x4000
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	79
2080 bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	80 //GA_CDD_CTRL
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	81 #define BIT_MUTE 0x0100
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	82
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	83 enum {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	84 DST_MAIN_CPU = 2,
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	85 DST_SUB_CPU,
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	86 DST_PCM_RAM,
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	87 DST_PROG_RAM,
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	88 DST_WORD_RAM = 7
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	89 };
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	90
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	91 //GA_INT_MASK
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	92 #define BIT_MASK_IEN1 0x0002
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	93 #define BIT_MASK_IEN2 0x0004
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	94 #define BIT_MASK_IEN3 0x0008
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	95 #define BIT_MASK_IEN4 0x0010
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	96 #define BIT_MASK_IEN5 0x0020
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	97 #define BIT_MASK_IEN6 0x0040
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	98
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	99 //GA_CDD_CTRL
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	100 #define BIT_HOCK 0x0004
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	101
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	102 static void prog_ram_wp_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	103 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	104 m68k_context *m68k = vcontext;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	105 segacd_context *cd = m68k->system;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	106 //if (!(cd->gate_array[GA_MEM_MODE] & (1 << ((address >> 9) + 8)))) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	107 if (address >= ((cd->gate_array[GA_MEM_MODE] & 0xFF00) << 1)) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	108 cd->prog_ram[address >> 1] = value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	109 m68k_invalidate_code_range(m68k, address, address + 2);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	110 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	111 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	112 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	113
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	114 static void prog_ram_wp_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	115 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	116 m68k_context *m68k = vcontext;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	117 segacd_context *cd = m68k->system;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	118 if (address >= ((cd->gate_array[GA_MEM_MODE] & 0xFF00) << 1)) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	119 ((uint8_t *)cd->prog_ram)[address ^ 1] = value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	120 m68k_invalidate_code_range(m68k, address, address + 1);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	121 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	122 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	123 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	124
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	125 static uint16_t word_ram_2M_read16(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	126 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	127 m68k_context *m68k = vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	128 //TODO: fixme for interleaving
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	129 uint16_t* bank = m68k->mem_pointers[1];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	130 uint16_t raw = bank[address >> 2];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	131 if (address & 2) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	132 return (raw & 0xF) \| (raw << 4 & 0xF00);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	133 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	134 return (raw >> 4 & 0xF00) \| (raw >> 8 & 0xF);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	135 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	136 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	137
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	138 static uint8_t word_ram_2M_read8(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	139 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	140 uint16_t word = word_ram_2M_read16(address, vcontext);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	141 if (address & 1) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	142 return word;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	143 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	144 return word >> 8;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	145 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	146
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	147 static void word_ram_2M_write8(uint32_t address, void vcontext, uint8_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	148 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	149 m68k_context *m68k = vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	150 segacd_context *cd = m68k->system;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	151 value &= 0xF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	152 uint16_t priority = cd->gate_array[GA_MEM_MODE] & MASK_PRIORITY;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	153
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	154 if (priority == BIT_OVERWRITE && !value) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	155 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	156 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	157 if (priority == BIT_UNDERWRITE) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	158 if (!value) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	159 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	160 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	161 uint8_t old = word_ram_2M_read8(address, vcontext);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	162 if (old) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	163 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	164 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	165 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	166 uint16_t* bank = m68k->mem_pointers[1];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	167 uint16_t raw = bank[address >> 2];
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	168 uint16_t shift = ((address & 3) * 4);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	169 raw &= ~(0xF000 >> shift);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	170 raw \|= value << (12 - shift);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	171 bank[address >> 2] = raw;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	172 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	173 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	174
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	175
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	176 static void word_ram_2M_write16(uint32_t address, void vcontext, uint16_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	177 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	178 word_ram_2M_write8(address, vcontext, value >> 8);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	179 return word_ram_2M_write8(address + 1, vcontext, value);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	180 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	181
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	182 static uint16_t word_ram_1M_read16(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	183 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	184 return 0;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	185 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	186
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	187 static uint8_t word_ram_1M_read8(uint32_t address, void *vcontext)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	188 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	189 return 0;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	190 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	191
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	192 static void word_ram_1M_write16(uint32_t address, void vcontext, uint16_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	193 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	194 return vcontext;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	195 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	196
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	197 static void word_ram_1M_write8(uint32_t address, void vcontext, uint8_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	198 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	199 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	200 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	201
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	202
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	203 static uint16_t unmapped_prog_read16(uint32_t address, void *vcontext)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	204 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	205 return 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	206 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	207
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	208 static uint8_t unmapped_prog_read8(uint32_t address, void *vcontext)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	209 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	210 return 0xFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	211 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	212
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	213 static void unmapped_prog_write16(uint32_t address, void vcontext, uint16_t value)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	214 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	215 return vcontext;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	216 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	217
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	218 static void unmapped_prog_write8(uint32_t address, void vcontext, uint8_t value)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	219 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	220 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	221 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	222
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	223 static uint16_t unmapped_word_read16(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	224 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	225 return 0xFFFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	226 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	227
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	228 static uint8_t unmapped_word_read8(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	229 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	230 return 0xFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	231 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	232
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	233 static void unmapped_word_write16(uint32_t address, void vcontext, uint16_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	234 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	235 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	236 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	237
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	238 static void unmapped_word_write8(uint32_t address, void vcontext, uint8_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	239 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	240 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	241 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	242
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	243 static uint16_t cell_image_read16(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	244 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	245 return 0xFFFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	246 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	247
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	248 static uint8_t cell_image_read8(uint32_t address, void *vcontext)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	249 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	250 return 0xFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	251 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	252
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	253 static void cell_image_write16(uint32_t address, void vcontext, uint16_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	254 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	255 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	256 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	257
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	258 static void cell_image_write8(uint32_t address, void vcontext, uint8_t value)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	259 {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	260 return vcontext;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	261 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	262
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	263 static uint8_t pcm_read8(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	264 {
2081 cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	265 m68k_context *m68k = vcontext;
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	266 segacd_context *cd = m68k->system;
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	267 if (address & 1) {
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	268 rf5c164_run(&cd->pcm, m68k->current_cycle);
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	269 return rf5c164_read(&cd->pcm, address >> 1);
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	270 } else {
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	271 return 0xFF;
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	272 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	273 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	274
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	275 static uint16_t pcm_read16(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	276 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	277 return 0xFF00 \| pcm_read8(address+1, vcontext);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	278 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	279
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	280 static void pcm_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	281 {
2081 cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	282 m68k_context *m68k = vcontext;
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	283 segacd_context *cd = m68k->system;
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	284 if (address & 1) {
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	285 rf5c164_run(&cd->pcm, m68k->current_cycle);
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	286 rf5c164_write(&cd->pcm, address >> 1, value);
cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	287 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	288 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	289 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	290
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	291 static void pcm_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	292 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	293 return pcm_write8(address+1, vcontext, value);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	294 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	295
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	296
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	297 static void timers_run(segacd_context *cd, uint32_t cycle)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	298 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	299 if (cycle <= cd->stopwatch_cycle) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	300 return;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	301 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	302 uint32_t ticks = (cycle - cd->stopwatch_cycle) / TIMER_TICK_CLKS;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	303 cd->stopwatch_cycle += ticks * TIMER_TICK_CLKS;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	304 cd->gate_array[GA_STOP_WATCH] += ticks;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	305 cd->gate_array[GA_STOP_WATCH] &= 0xFFF;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	306 if (ticks && !cd->timer_value) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	307 --ticks;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	308 cd->timer_value = cd->gate_array[GA_TIMER];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	309 }
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	310 if (ticks && cd->timer_value) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	311 while (ticks >= (cd->timer_value + 1)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	312 ticks -= cd->timer_value + 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	313 cd->timer_value = cd->gate_array[GA_TIMER];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	314 cd->timer_pending = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	315 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	316 cd->timer_value -= ticks;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	317 if (!cd->timer_value) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	318 cd->timer_pending = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	319 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	320 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	321 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	322
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	323 static void cdd_run(segacd_context *cd, uint32_t cycle)
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	324 {
2080 bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	325 cdd_mcu_run(&cd->cdd, cycle, cd->gate_array + GA_CDD_CTRL, &cd->cdc, &cd->fader);
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	326 lc8951_run(&cd->cdc, cycle);
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	327 }
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	328
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	329 static uint32_t next_timer_int(segacd_context *cd)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	330 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	331 if (cd->timer_pending) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	332 return cd->stopwatch_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	333 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	334 if (cd->timer_value) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	335 return cd->stopwatch_cycle + TIMER_TICK_CLKS * cd->timer_value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	336 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	337 if (cd->gate_array[GA_TIMER]) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	338 return cd->stopwatch_cycle + TIMER_TICK_CLKS * (cd->gate_array[GA_TIMER] + 1);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	339 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	340 return CYCLE_NEVER;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	341 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	342
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	343 static void calculate_target_cycle(m68k_context * context)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	344 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	345 segacd_context *cd = context->system;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	346 context->int_cycle = CYCLE_NEVER;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	347 uint8_t mask = context->status & 0x7;
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	348 if (mask < 5) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	349 if (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN5) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	350 uint32_t cdc_cycle = lc8951_next_interrupt(&cd->cdc);
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	351 //CDC interrupts only generated on falling edge of !INT signal
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	352 if (cd->cdc_int_ack) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	353 if (cdc_cycle > cd->cdc.cycle) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	354 cd->cdc_int_ack = 0;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	355 } else {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	356 cdc_cycle = CYCLE_NEVER;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	357 }
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	358 }
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	359 if (cdc_cycle < context->int_cycle) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	360 context->int_cycle = cdc_cycle;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	361 context->int_num = 5;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	362 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	363 }
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	364 if (mask < 4) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	365 if (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN4) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	366 uint32_t cdd_cycle = cd->cdd.int_pending ? context->current_cycle : cd->cdd.next_int_cycle;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	367 if (cdd_cycle < context->int_cycle) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	368 context->int_cycle = cdd_cycle;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	369 context->int_num = 4;
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	370 }
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	371 }
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	372 if (mask < 3) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	373 uint32_t next_timer;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	374 if (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN3) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	375 uint32_t next_timer_cycle = next_timer_int(cd);
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	376 if (next_timer_cycle < context->int_cycle) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	377 context->int_cycle = next_timer_cycle;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	378 context->int_num = 3;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	379 }
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	380 }
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	381 if (mask < 2) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	382 if (cd->int2_cycle < context->int_cycle && (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN2)) {
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	383 context->int_cycle = cd->int2_cycle;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	384 context->int_num = 2;
07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	385 }
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	386 if (mask < 1) {
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	387 if (cd->graphics_int_cycle < context->int_cycle && (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN1)) {
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	388 context->int_cycle = cd->graphics_int_cycle;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	389 context->int_num = 1;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	390 }
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	391 }
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	392 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	393 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	394 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	395 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	396 if (context->int_cycle > context->current_cycle && context->int_pending == INT_PENDING_SR_CHANGE) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	397 context->int_pending = INT_PENDING_NONE;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	398 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	399 if (context->current_cycle >= context->sync_cycle) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	400 context->should_return = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	401 context->target_cycle = context->current_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	402 return;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	403 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	404 if (context->status & M68K_STATUS_TRACE \|\| context->trace_pending) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	405 context->target_cycle = context->current_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	406 return;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	407 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	408 context->target_cycle = context->sync_cycle < context->int_cycle ? context->sync_cycle : context->int_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	409 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	410
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	411 static uint16_t sub_gate_read16(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	412 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	413 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	414 segacd_context *cd = m68k->system;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	415 uint32_t reg = address >> 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	416 switch (reg)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	417 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	418 case GA_SUB_CPU_CTRL: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	419 uint16_t value = cd->gate_array[reg] & 0xFFFE;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	420 if (cd->periph_reset_cycle == CYCLE_NEVER \|\| (m68k->current_cycle - cd->periph_reset_cycle) > SCD_PERIPH_RESET_CLKS) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	421 value \|= BIT_PRES;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	422 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	423 return value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	424 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	425 case GA_MEM_MODE:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	426 return cd->gate_array[reg] & 0xFF1F;
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	427 case GA_CDC_CTRL:
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	428 cdd_run(cd, m68k->current_cycle);
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	429 return cd->gate_array[reg] \| cd->cdc.ar;
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	430 case GA_CDC_REG_DATA:
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	431 cdd_run(cd, m68k->current_cycle);
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	432 return lc8951_reg_read(&cd->cdc);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	433 case GA_CDC_HOST_DATA: {
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	434 cdd_run(cd, m68k->current_cycle);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	435 uint16_t dst = cd->gate_array[GA_CDC_CTRL] >> 8 & 0x7;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	436 if (dst == DST_SUB_CPU) {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	437 if (cd->gate_array[GA_CDC_CTRL] & BIT_DSR) {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	438 cd->gate_array[GA_CDC_CTRL] &= ~BIT_DSR;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	439 lc8951_resume_transfer(&cd->cdc, cd->cdc.cycle);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	440 }
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	441 calculate_target_cycle(cd->m68k);
2068 f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	442
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	443 }
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	444 return cd->gate_array[reg];
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	445 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	446 case GA_STOP_WATCH:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	447 case GA_TIMER:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	448 timers_run(cd, m68k->current_cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	449 return cd->gate_array[reg];
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	450 case GA_CDD_STATUS0:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	451 case GA_CDD_STATUS1:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	452 case GA_CDD_STATUS2:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	453 case GA_CDD_STATUS3:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	454 case GA_CDD_STATUS4:
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	455 cdd_run(cd, m68k->current_cycle);
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	456 return cd->gate_array[reg];
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	457 break;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	458 case GA_FONT_DATA0:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	459 case GA_FONT_DATA1:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	460 case GA_FONT_DATA2:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	461 case GA_FONT_DATA3: {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	462 uint16_t shift = 4 * (3 - (reg - GA_FONT_DATA0));
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	463 uint16_t value = 0;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	464 uint16_t fg = cd->gate_array[GA_FONT_COLOR] >> 4;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	465 uint16_t bg = cd->gate_array[GA_FONT_COLOR] & 0xF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	466 for (int i = 0; i < 4; i++) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	467 uint16_t pixel = 0;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	468 if (cd->gate_array[GA_FONT_BITS] & 1 << (shift + i)) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	469 pixel = fg;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	470 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	471 pixel = bg;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	472 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	473 value \|= pixel << (i * 4);
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	474 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	475 return value;
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	476 case GA_STAMP_SIZE:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	477 case GA_IMAGE_BUFFER_LINES:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	478 //these two have bits that change based on graphics operations
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	479 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	480 return cd->gate_array[reg];
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	481 case GA_TRACE_VECTOR_BASE:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	482 //write only
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	483 return 0xFFFF;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	484 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	485 default:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	486 return cd->gate_array[reg];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	487 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	488 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	489
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	490 static uint8_t sub_gate_read8(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	491 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	492 uint16_t val = sub_gate_read16(address, vcontext);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	493 return address & 1 ? val : val >> 8;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	494 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	495
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	496 static void sub_gate_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	497 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	498 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	499 segacd_context *cd = m68k->system;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	500 uint32_t reg = address >> 1;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	501 switch (reg)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	502 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	503 case GA_SUB_CPU_CTRL:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	504 cd->gate_array[reg] &= 0xF0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	505 cd->gate_array[reg] \|= value & (BIT_LEDG\|BIT_LEDR);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	506 if (value & BIT_PRES) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	507 cd->periph_reset_cycle = m68k->current_cycle;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	508 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	509 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	510 case GA_MEM_MODE: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	511 uint16_t changed = value ^ cd->gate_array[reg];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	512 genesis_context *gen = cd->genesis;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	513 if (changed & BIT_MEM_MODE) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	514 //FIXME: ram banks are supposed to be interleaved when in 2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	515 cd->gate_array[reg] &= ~BIT_DMNA;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	516 if (value & BIT_MEM_MODE) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	517 //switch to 1M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	518 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = (value & BIT_RET) ? cd->word_ram + 0x10000 : cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	519 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	520 m68k->mem_pointers[0] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	521 m68k->mem_pointers[1] = (value & BIT_RET) ? cd->word_ram : cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	522 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	523 //switch to 2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	524 if (value & BIT_RET) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	525 //Main CPU will have word ram
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	526 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	527 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	528 m68k->mem_pointers[0] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	529 m68k->mem_pointers[1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	530 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	531 //sub cpu will have word ram
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	532 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	533 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	534 m68k->mem_pointers[0] = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	535 m68k->mem_pointers[1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	536 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	537 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	538 m68k_invalidate_code_range(gen->m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	539 m68k_invalidate_code_range(m68k, 0x080000, 0x0E0000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	540 } else if (changed & BIT_RET) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	541 if (value & BIT_MEM_MODE) {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	542 cd->gate_array[reg] &= ~BIT_DMNA;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	543 //swapping banks in 1M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	544 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = (value & BIT_RET) ? cd->word_ram + 0x10000 : cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	545 m68k->mem_pointers[1] = (value & BIT_RET) ? cd->word_ram : cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	546 m68k_invalidate_code_range(gen->m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	547 m68k_invalidate_code_range(m68k, 0x080000, 0x0E0000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	548 } else if (value & BIT_RET) {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	549 cd->gate_array[reg] &= ~BIT_DMNA;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	550 //giving word ram to main CPU in 2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	551 gen->m68k->mem_pointers[cd->memptr_start_index + 1] = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	552 gen->m68k->mem_pointers[cd->memptr_start_index + 2] = cd->word_ram + 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	553 m68k->mem_pointers[0] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	554 m68k_invalidate_code_range(gen->m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	555 m68k_invalidate_code_range(m68k, 0x080000, 0x0E0000);
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	556 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	557 value \|= BIT_RET;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	558 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	559 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	560 cd->gate_array[reg] &= 0xFFC2;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	561 cd->gate_array[reg] \|= value & (BIT_RET\|BIT_MEM_MODE\|MASK_PRIORITY);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	562 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	563 }
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	564 case GA_CDC_CTRL:
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	565 cdd_run(cd, m68k->current_cycle);
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	566 lc8951_ar_write(&cd->cdc, value);
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	567 //cd->gate_array[reg] &= 0xC000;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	568 //apparently this clears EDT, should it also clear DSR?
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	569 cd->gate_array[reg] = value & 0x0700;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	570 cd->cdc_dst_low = 0;
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	571 break;
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	572 case GA_CDC_REG_DATA:
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	573 cdd_run(cd, m68k->current_cycle);
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	574 printf("CDC write %X: %X @ %u\n", cd->cdc.ar, value, m68k->current_cycle);
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	575 lc8951_reg_write(&cd->cdc, value);
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	576 calculate_target_cycle(m68k);
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	577 break;
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	578 case GA_CDC_DMA_ADDR:
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	579 cdd_run(cd, m68k->current_cycle);
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	580 cd->gate_array[reg] = value;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	581 cd->cdc_dst_low = 0;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	582 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	583 case GA_STOP_WATCH:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	584 //docs say you should only write zero to reset
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	585 //mcd-verificator comments suggest any value will reset
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	586 timers_run(cd, m68k->current_cycle);
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	587 cd->gate_array[reg] = 0;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	588 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	589 case GA_COMM_FLAG:
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	590 cd->gate_array[reg] &= 0xFF00;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	591 cd->gate_array[reg] \|= value & 0xFF;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	592 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	593 case GA_COMM_STATUS0:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	594 case GA_COMM_STATUS1:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	595 case GA_COMM_STATUS2:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	596 case GA_COMM_STATUS3:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	597 case GA_COMM_STATUS4:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	598 case GA_COMM_STATUS5:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	599 case GA_COMM_STATUS6:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	600 case GA_COMM_STATUS7:
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	601 //no effects for these other than saving the value
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	602 cd->gate_array[reg] = value;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	603 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	604 case GA_TIMER:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	605 timers_run(cd, m68k->current_cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	606 cd->gate_array[reg] = value & 0xFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	607 calculate_target_cycle(m68k);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	608 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	609 case GA_INT_MASK:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	610 cd->gate_array[reg] = value & (BIT_MASK_IEN6\|BIT_MASK_IEN5\|BIT_MASK_IEN4\|BIT_MASK_IEN3\|BIT_MASK_IEN2\|BIT_MASK_IEN1);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	611 calculate_target_cycle(m68k);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	612 break;
2080 bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	613 case GA_CDD_FADER:
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	614 cdd_run(cd, m68k->current_cycle);
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	615 value &= 0x7FFF;
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	616 cdd_fader_attenuation_write(&cd->fader, value);
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	617 cd->gate_array[reg] &= 0x8000;
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	618 cd->gate_array[reg] \|= value;
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	619 break;
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	620 case GA_CDD_CTRL: {
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	621 cdd_run(cd, m68k->current_cycle);
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	622 uint16_t changed = cd->gate_array[reg] ^ value;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	623 if (changed & BIT_HOCK) {
2073 c69e42444f96 Fix some cycle adjustment stuff and an off-by one on hte TOCT response Michael Pavone <pavone@retrodev.com> parents: 2069 diff changeset	624 cd->gate_array[reg] &= ~BIT_HOCK;
c69e42444f96 Fix some cycle adjustment stuff and an off-by one on hte TOCT response Michael Pavone <pavone@retrodev.com> parents: 2069 diff changeset	625 cd->gate_array[reg] \|= value & BIT_HOCK;
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	626 if (value & BIT_HOCK) {
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	627 cdd_hock_enabled(&cd->cdd);
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	628 } else {
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	629 cdd_hock_disabled(&cd->cdd);
2080 bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	630 cd->gate_array[reg] \|= BIT_MUTE;
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	631 }
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	632 calculate_target_cycle(m68k);
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	633 }
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	634 break;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	635 }
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	636 case GA_CDD_CMD0:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	637 case GA_CDD_CMD1:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	638 case GA_CDD_CMD2:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	639 case GA_CDD_CMD3:
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	640 cdd_run(cd, m68k->current_cycle);
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	641 cd->gate_array[reg] = value & 0x0F0F;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	642 break;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	643 case GA_CDD_CMD4:
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	644 cdd_run(cd, m68k->current_cycle);
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	645 cd->gate_array[reg] = value & 0x0F0F;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	646 cdd_mcu_start_cmd_recv(&cd->cdd, cd->gate_array + GA_CDD_CTRL);
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	647 break;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	648 case GA_FONT_COLOR:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	649 cd->gate_array[reg] = value & 0xFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	650 break;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	651 case GA_FONT_BITS:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	652 cd->gate_array[reg] = value;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	653 break;
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	654 case GA_STAMP_SIZE:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	655 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	656 cd->gate_array[reg] &= BIT_GRON;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	657 cd->gate_array[reg] \|= value & (BIT_SMS\|BIT_STS\|BIT_RPT);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	658 break;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	659 case GA_STAMP_MAP_BASE:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	660 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	661 cd->gate_array[reg] = value & 0xFFE0;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	662 break;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	663 case GA_IMAGE_BUFFER_VCELLS:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	664 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	665 cd->gate_array[reg] = value & 0x1F;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	666 break;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	667 case GA_IMAGE_BUFFER_START:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	668 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	669 cd->gate_array[reg] = value & 0xFFF8;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	670 break;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	671 case GA_IMAGE_BUFFER_OFFSET:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	672 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	673 cd->gate_array[reg] = value & 0x3F;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	674 break;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	675 case GA_IMAGE_BUFFER_HDOTS:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	676 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	677 cd->gate_array[reg] = value & 0x1FF;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	678 break;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	679 case GA_IMAGE_BUFFER_LINES:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	680 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	681 cd->gate_array[reg] = value & 0xFF;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	682 break;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	683 case GA_TRACE_VECTOR_BASE:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	684 cd_graphics_run(cd, m68k->current_cycle);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	685 cd->gate_array[reg] = value & 0xFFFE;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	686 cd_graphics_start(cd);
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	687 break;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	688 default:
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	689 printf("Unhandled gate array write %X:%X\n", address, value);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	690 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	691 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	692 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	693
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	694 static void sub_gate_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	695 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	696 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	697 segacd_context *cd = m68k->system;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	698 uint32_t reg = (address & 0x1FF) >> 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	699 uint16_t value16;
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	700 switch (address >> 1)
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	701 {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	702 case GA_CDC_HOST_DATA:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	703 case GA_CDC_DMA_ADDR:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	704 case GA_STOP_WATCH:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	705 case GA_COMM_FLAG:
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	706 case GA_TIMER:
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	707 case GA_CDD_FADER:
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	708 case GA_FONT_COLOR:
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	709 //these registers treat all writes as word-wide
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	710 value16 = value \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	711 break;
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	712 case GA_CDC_CTRL:
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	713 if (address & 1) {
70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	714 lc8951_ar_write(&cd->cdc, value);
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	715 return vcontext;
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	716 } else {
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	717 value16 = cd->cdc.ar \| (value << 8);
2058 70260f6051dd Initial work on CDC emulation Michael Pavone <pavone@retrodev.com> parents: 2057 diff changeset	718 }
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	719 break;
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	720 case GA_CDD_CMD4:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	721 if (!address) {
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	722 //byte write to $FF804A should not trigger transfer
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	723 cdd_run(cd, m68k->current_cycle);
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	724 cd->gate_array[reg] &= 0x0F;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	725 cd->gate_array[reg] \|= (value << 8 & 0x0F00);
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	726 return vcontext;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	727 }
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	728 //intentional fallthrough for $FF804B
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	729 default:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	730 if (address & 1) {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	731 value16 = cd->gate_array[reg] & 0xFF00 \| value;
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	732 } else {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	733 value16 = cd->gate_array[reg] & 0xFF \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	734 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	735 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	736 return sub_gate_write16(address, vcontext, value16);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	737 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	738
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	739 static uint8_t handle_cdc_byte(void *vsys, uint8_t value)
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	740 {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	741 segacd_context *cd = vsys;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	742 if (cd->gate_array[GA_CDC_CTRL] & BIT_DSR) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	743 //host reg is already full, pause transfer
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	744 return 0;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	745 }
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	746 if (cd->cdc.cycle == cd->cdc.transfer_end) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	747 cd->gate_array[GA_CDC_CTRL] \|= BIT_EDT;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	748 printf("EDT set at %u\n", cd->cdc.cycle);
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	749 }
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	750 uint16_t dest = cd->gate_array[GA_CDC_CTRL] >> 8 & 0x7;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	751 if (!(cd->cdc_dst_low & 1)) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	752 cd->gate_array[GA_CDC_HOST_DATA] &= 0xFF;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	753 cd->gate_array[GA_CDC_HOST_DATA] \|= value << 8;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	754 cd->cdc_dst_low++;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	755 if (dest != DST_PCM_RAM) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	756 //PCM RAM writes a byte at a time
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	757 return 1;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	758 }
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	759 } else {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	760 cd->gate_array[GA_CDC_HOST_DATA] &= 0xFF00;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	761 cd->gate_array[GA_CDC_HOST_DATA] \|= value;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	762 }
2068 f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	763
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	764 uint32_t dma_addr = cd->gate_array[GA_CDC_DMA_ADDR] << 3;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	765 dma_addr \|= cd->cdc_dst_low;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	766 switch (dest)
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	767 {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	768 case DST_MAIN_CPU:
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	769 case DST_SUB_CPU:
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	770 cd->cdc_dst_low = 0;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	771 cd->gate_array[GA_CDC_CTRL] \|= BIT_DSR;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	772 printf("DSR set at %u, (transfer_end %u, dbcl %X, dbch %X)\n", cd->cdc.cycle, cd->cdc.transfer_end, cd->cdc.regs[2], cd->cdc.regs[3]);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	773 break;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	774 case DST_PCM_RAM:
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	775 dma_addr &= (1 << 13) - 1;
2081 cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	776 rf5c164_write(&cd->pcm, 0x1000 \| (dma_addr >> 1), value);
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	777 dma_addr += 2;
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	778 cd->cdc_dst_low = dma_addr & 7;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	779 cd->gate_array[GA_CDC_DMA_ADDR] = dma_addr >> 3;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	780 break;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	781 case DST_PROG_RAM:
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	782 cd->prog_ram[dma_addr >> 1] = cd->gate_array[GA_CDC_HOST_DATA];
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	783 m68k_invalidate_code_range(cd->m68k, dma_addr - 1, dma_addr + 1);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	784 dma_addr++;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	785 cd->cdc_dst_low = dma_addr & 7;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	786 cd->gate_array[GA_CDC_DMA_ADDR] = dma_addr >> 3;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	787 break;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	788 case DST_WORD_RAM:
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	789 if (cd->gate_array[GA_MEM_MODE] & BIT_MEM_MODE) {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	790 //1M mode, write to bank assigned to Sub CPU
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	791 dma_addr &= (1 << 17) - 1;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	792 cd->m68k->mem_pointers[1][dma_addr >> 1] = cd->gate_array[GA_CDC_HOST_DATA];
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	793 m68k_invalidate_code_range(cd->m68k, 0x0C0000 + dma_addr - 1, 0x0C0000 + dma_addr + 1);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	794 } else {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	795 //2M mode, check if Sub CPU has access
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	796 if (!(cd->gate_array[GA_MEM_MODE] & BIT_RET)) {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	797 dma_addr &= (1 << 18) - 1;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	798 cd->word_ram[dma_addr >> 1] = cd->gate_array[GA_CDC_HOST_DATA];
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	799 m68k_invalidate_code_range(cd->m68k, 0x080000 + dma_addr, 0x080000 + dma_addr + 1);
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	800 }
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	801 }
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	802 dma_addr++;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	803 cd->cdc_dst_low = dma_addr & 7;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	804 cd->gate_array[GA_CDC_DMA_ADDR] = dma_addr >> 3;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	805 break;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	806 default:
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	807 printf("Invalid CDC transfer destination %d\n", dest);
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	808 }
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	809 return 1;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	810 }
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	811
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	812 static uint8_t can_main_access_prog(segacd_context *cd)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	813 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	814 //TODO: use actual busack
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	815 return cd->busreq \|\| !cd->reset;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	816 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	817
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	818 static void scd_peripherals_run(segacd_context *cd, uint32_t cycle)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	819 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	820 timers_run(cd, cycle);
2062 07ed42bd7b4c Some progress on CDC and CDD emulation. Now passes first 3 "CDC INIT" tests in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2061 diff changeset	821 cdd_run(cd, cycle);
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	822 cd_graphics_run(cd, cycle);
2081 cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	823 rf5c164_run(&cd->pcm, cycle);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	824 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	825
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	826 static m68k_context sync_components(m68k_context context, uint32_t address)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	827 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	828 segacd_context *cd = context->system;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	829 scd_peripherals_run(cd, context->current_cycle);
2080 bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	830 if (context->int_ack) {
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	831 printf("int ack %d\n", context->int_ack);
bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	832 }
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	833 switch (context->int_ack)
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	834 {
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	835 case 1:
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	836 cd->graphics_int_cycle = CYCLE_NEVER;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	837 break;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	838 case 2:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	839 cd->int2_cycle = CYCLE_NEVER;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	840 break;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	841 case 3:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	842 cd->timer_pending = 0;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	843 break;
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	844 case 4:
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	845 cd->cdd.int_pending = 0;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	846 break;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	847 case 5:
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	848 cd->cdc_int_ack = 1;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	849 break;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	850 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	851 context->int_ack = 0;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	852 calculate_target_cycle(context);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	853 return context;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	854 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	855
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	856 void scd_run(segacd_context *cd, uint32_t cycle)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	857 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	858 uint8_t m68k_run = !can_main_access_prog(cd);
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	859 if (cycle > cd->m68k->current_cycle) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	860 if (m68k_run) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	861 uint32_t start = cd->m68k->current_cycle;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	862 cd->m68k->sync_cycle = cycle;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	863 if (cd->need_reset) {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	864 cd->need_reset = 0;
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	865 m68k_reset(cd->m68k);
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	866 } else {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	867 calculate_target_cycle(cd->m68k);
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	868 resume_68k(cd->m68k);
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	869 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	870 } else {
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	871 cd->m68k->current_cycle = cycle;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	872 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	873 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	874 scd_peripherals_run(cd, cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	875 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	876
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	877 uint32_t gen_cycle_to_scd(uint32_t cycle, genesis_context *gen)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	878 {
2055 c4d066d798c4 Fix prog RAM banking and Genesis to SCD cycle conversion. Arkagis Escape demo now works Michael Pavone <pavone@retrodev.com> parents: 2054 diff changeset	879 return ((uint64_t)cycle) * ((uint64_t)SCD_MCLKS) / ((uint64_t)gen->normal_clock);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	880 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	881
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	882 void scd_adjust_cycle(segacd_context *cd, uint32_t deduction)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	883 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	884 deduction = gen_cycle_to_scd(deduction, cd->genesis);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	885 cd->m68k->current_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	886 cd->stopwatch_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	887 if (deduction >= cd->int2_cycle) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	888 cd->int2_cycle = 0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	889 } else if (cd->int2_cycle != CYCLE_NEVER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	890 cd->int2_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	891 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	892 if (deduction >= cd->periph_reset_cycle) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	893 cd->periph_reset_cycle = CYCLE_NEVER;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	894 } else if (cd->periph_reset_cycle != CYCLE_NEVER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	895 cd->periph_reset_cycle -= deduction;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	896 }
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	897 cdd_mcu_adjust_cycle(&cd->cdd, deduction);
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	898 lc8951_adjust_cycles(&cd->cdc, deduction);
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	899 cd->graphics_cycle -= deduction;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	900 if (cd->graphics_int_cycle != CYCLE_NEVER) {
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	901 if (cd->graphics_int_cycle > deduction) {
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	902 cd->graphics_int_cycle -= deduction;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	903 } else {
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	904 cd->graphics_int_cycle = 0;
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	905 }
8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	906 }
2081 cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	907 cd->pcm.cycle -= deduction;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	908 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	909
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	910 static uint16_t main_gate_read16(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	911 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	912 m68k_context *m68k = vcontext;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	913 genesis_context *gen = m68k->system;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	914 segacd_context *cd = gen->expansion;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	915 uint32_t scd_cycle = gen_cycle_to_scd(m68k->current_cycle, gen);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	916 scd_run(cd, scd_cycle);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	917 uint32_t offset = (address & 0x1FF) >> 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	918 switch (offset)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	919 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	920 case GA_SUB_CPU_CTRL: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	921 uint16_t value = 0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	922 if (cd->gate_array[GA_INT_MASK] & BIT_MASK_IEN2) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	923 value \|= BIT_IEN2;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	924 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	925 if (cd->int2_cycle != CYCLE_NEVER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	926 value \|= BIT_IFL2;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	927 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	928 if (can_main_access_prog(cd)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	929 value \|= BIT_SBRQ;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	930 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	931 if (cd->reset) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	932 value \|= BIT_SRES;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	933 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	934 return value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	935 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	936 case GA_MEM_MODE:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	937 //Main CPU can't read priority mode bits
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	938 return cd->gate_array[offset] & 0xFFE7;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	939 case GA_HINT_VECTOR:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	940 return cd->rom_mut[0x72/2];
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	941 case GA_CDC_HOST_DATA: {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	942 uint16_t dst = cd->gate_array[GA_CDC_CTRL] >> 8 & 0x7;
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	943 if (dst == DST_MAIN_CPU) {
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	944 if (cd->gate_array[GA_CDC_CTRL] & BIT_DSR) {
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	945 printf("DSR cleared at %u (%u)\n", scd_cycle, cd->cdc.cycle);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	946 cd->gate_array[GA_CDC_CTRL] &= ~BIT_DSR;
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	947 lc8951_resume_transfer(&cd->cdc, scd_cycle);
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	948 } else {
a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	949 printf("Read of CDC host data with DSR clear at %u\n", scd_cycle);
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	950 }
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	951 calculate_target_cycle(cd->m68k);
02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	952 }
2066 a61a8a87410c Fix a bunch of CDC/CDD related mcd-verificator failures Michael Pavone <pavone@retrodev.com> parents: 2065 diff changeset	953 return cd->gate_array[offset];
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	954 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	955 case GA_CDC_DMA_ADDR:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	956 //TODO: open bus maybe?
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	957 return 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	958 default:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	959 if (offset < GA_TIMER) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	960 return cd->gate_array[offset];
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	961 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	962 //TODO: open bus maybe?
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	963 return 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	964 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	965 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	966
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	967 static uint8_t main_gate_read8(uint32_t address, void *vcontext)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	968 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	969 uint16_t val = main_gate_read16(address & 0xFE, vcontext);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	970 return address & 1 ? val : val >> 8;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	971 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	972
2068 f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	973 static void dump_prog_ram(segacd_context *cd)
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	974 {
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	975 static int dump_count;
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	976 char fname[256];
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	977 sprintf(fname, "prog_ram_%d.bin", dump_count++);
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	978 FILE *f = fopen(fname, "wb");
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	979 if (f) {
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	980 uint32_t last = 256*1024-1;
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	981 for(; last > 0; --last)
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	982 {
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	983 if (cd->prog_ram[last]) {
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	984 break;
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	985 }
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	986 }
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	987 for (uint32_t i = 0; i <= last; i++)
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	988 {
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	989 uint8_t pair[2];
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	990 pair[0] = cd->prog_ram[i] >> 8;
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	991 pair[1] = cd->prog_ram[i];
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	992 fwrite(pair, 1, sizeof(pair), f);
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	993 }
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	994
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	995 fclose(f);
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	996 }
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	997 }
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	998
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	999 static void main_gate_write16(uint32_t address, void vcontext, uint16_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1000 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1001 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1002 genesis_context *gen = m68k->system;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1003 segacd_context *cd = gen->expansion;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1004 uint32_t scd_cycle = gen_cycle_to_scd(m68k->current_cycle, gen);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1005 scd_run(cd, scd_cycle);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1006 uint32_t reg = (address & 0x1FF) >> 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1007 switch (reg)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1008 {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1009 case GA_SUB_CPU_CTRL: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1010 uint8_t old_access = can_main_access_prog(cd);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1011 cd->busreq = value & BIT_SBRQ;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1012 uint8_t old_reset = cd->reset;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1013 cd->reset = value & BIT_SRES;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1014 if (cd->reset && !old_reset) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1015 cd->need_reset = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1016 }
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1017 if (value & BIT_IFL2) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1018 cd->int2_cycle = scd_cycle;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1019 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1020 /*cd->gate_array[reg] &= 0x7FFF;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1021 cd->gate_array[reg] \|= value & 0x8000;*/
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1022 uint8_t new_access = can_main_access_prog(cd);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1023 uint32_t bank = cd->gate_array[GA_MEM_MODE] >> 6 & 0x3;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1024 if (new_access) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1025 if (!old_access) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1026 m68k->mem_pointers[cd->memptr_start_index] = cd->prog_ram + bank * 0x10000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1027 m68k_invalidate_code_range(m68k, cd->base + 0x220000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1028 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1029 } else if (old_access) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1030 m68k->mem_pointers[cd->memptr_start_index] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1031 m68k_invalidate_code_range(m68k, cd->base + 0x220000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1032 m68k_invalidate_code_range(cd->m68k, bank * 0x20000, (bank + 1) * 0x20000);
2068 f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	1033 if (!new_access) {
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	1034 dump_prog_ram(cd);
f573f2c31bc9 Dump PROG RAM to file for debugging Michael Pavone <pavone@retrodev.com> parents: 2066 diff changeset	1035 }
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1036 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1037 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1038 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1039 case GA_MEM_MODE: {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1040 uint16_t changed = cd->gate_array[reg] ^ value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1041 //Main CPU can't write priority mode bits, MODE or RET
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1042 cd->gate_array[reg] &= 0x001F;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1043 cd->gate_array[reg] \|= value & 0xFFC0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1044 if ((cd->gate_array[reg] & BIT_MEM_MODE)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1045 //1M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1046 if (!(value & BIT_DMNA)) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1047 cd->gate_array[reg] \|= BIT_DMNA;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1048 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1049 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1050 //2M mode
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1051 if (changed & value & BIT_DMNA) {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1052 cd->gate_array[reg] \|= BIT_DMNA;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1053 m68k->mem_pointers[cd->memptr_start_index + 1] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1054 m68k->mem_pointers[cd->memptr_start_index + 2] = NULL;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1055 cd->m68k->mem_pointers[0] = cd->word_ram;
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1056 cd->gate_array[reg] &= ~BIT_RET;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1057
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1058 m68k_invalidate_code_range(m68k, cd->base + 0x200000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1059 m68k_invalidate_code_range(cd->m68k, 0x080000, 0x0C0000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1060 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1061 }
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1062 if (changed & MASK_PROG_BANK && can_main_access_prog(cd)) {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1063 uint32_t bank = cd->gate_array[GA_MEM_MODE] >> 6 & 0x3;
2055 c4d066d798c4 Fix prog RAM banking and Genesis to SCD cycle conversion. Arkagis Escape demo now works Michael Pavone <pavone@retrodev.com> parents: 2054 diff changeset	1064 m68k->mem_pointers[cd->memptr_start_index] = cd->prog_ram + bank * 0x10000;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1065 m68k_invalidate_code_range(m68k, cd->base + 0x220000, cd->base + 0x240000);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1066 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1067 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1068 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1069 case GA_HINT_VECTOR:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1070 cd->rom_mut[0x72/2] = value;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1071 break;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1072 case GA_COMM_FLAG:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1073 //Main CPU can only write the upper byte;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1074 cd->gate_array[reg] &= 0xFF;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1075 cd->gate_array[reg] \|= value & 0xFF00;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1076 break;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1077 case GA_COMM_CMD0:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1078 case GA_COMM_CMD1:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1079 case GA_COMM_CMD2:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1080 case GA_COMM_CMD3:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1081 case GA_COMM_CMD4:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1082 case GA_COMM_CMD5:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1083 case GA_COMM_CMD6:
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1084 case GA_COMM_CMD7:
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1085 //no effects for these other than saving the value
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1086 cd->gate_array[reg] = value;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1087 break;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1088 default:
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1089 printf("Unhandled gate array write %X:%X\n", address, value);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1090 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1091 return vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1092 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1093
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1094 static void main_gate_write8(uint32_t address, void vcontext, uint8_t value)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1095 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1096 m68k_context *m68k = vcontext;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1097 genesis_context *gen = m68k->system;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1098 segacd_context *cd = gen->expansion;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1099 uint32_t reg = (address & 0x1FF) >> 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1100 uint16_t value16;
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1101 switch (reg >> 1)
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1102 {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1103 case GA_SUB_CPU_CTRL:
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1104 if (address & 1) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1105 value16 = value;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1106 } else {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1107 value16 = value << 8;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1108 if (cd->reset) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1109 value16 \|= BIT_SRES;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1110 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1111 if (cd->busreq) {
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1112 value16 \|= BIT_SBRQ;
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1113 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1114 }
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1115 break;
2056 27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1116 case GA_HINT_VECTOR:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1117 case GA_COMM_FLAG:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1118 //writes to these regs are always treated as word wide
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1119 value16 = value \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1120 break;
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1121 default:
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1122 if (address & 1) {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1123 value16 = cd->gate_array[reg] & 0xFF00 \| value;
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1124 } else {
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1125 value16 = cd->gate_array[reg] & 0xFF \| (value << 8);
27bbfcb7850a Fix byte write behavior on a few gate array regs to pass the VAR test in mcd-verificator Michael Pavone <pavone@retrodev.com> parents: 2055 diff changeset	1126 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1127 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1128 return main_gate_write16(address, vcontext, value16);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1129 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1130
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1131 segacd_context alloc_configure_segacd(system_media media, uint32_t opts, uint8_t force_region, rom_info *info)
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1132 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1133 static memmap_chunk sub_cpu_map[] = {
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1134 {0x000000, 0x01FEFF, 0xFFFFFF, .flags=MMAP_READ \| MMAP_CODE, .write_16 = prog_ram_wp_write16, .write_8 = prog_ram_wp_write8},
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1135 {0x01FF00, 0x07FFFF, 0xFFFFFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_CODE},
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1136 {0x080000, 0x0BFFFF, 0x03FFFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_CODE \| MMAP_PTR_IDX \| MMAP_FUNC_NULL, .ptr_index = 0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1137 .read_16 = word_ram_2M_read16, .write_16 = word_ram_2M_write16, .read_8 = word_ram_2M_read8, .write_8 = word_ram_2M_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1138 {0x0C0000, 0x0DFFFF, 0x01FFFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_CODE \| MMAP_PTR_IDX \| MMAP_FUNC_NULL, .ptr_index = 1,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1139 .read_16 = word_ram_1M_read16, .write_16 = word_ram_1M_write16, .read_8 = word_ram_1M_read8, .write_8 = word_ram_1M_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1140 {0xFE0000, 0xFEFFFF, 0x003FFF, .flags=MMAP_READ \| MMAP_WRITE \| MMAP_ONLY_ODD},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1141 {0xFF0000, 0xFF7FFF, 0x003FFF, .read_16 = pcm_read16, .write_16 = pcm_write16, .read_8 = pcm_read8, .write_8 = pcm_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1142 {0xFF8000, 0xFF81FF, 0x0001FF, .read_16 = sub_gate_read16, .write_16 = sub_gate_write16, .read_8 = sub_gate_read8, .write_8 = sub_gate_write8}
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1143 };
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1144
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1145 segacd_context *cd = calloc(sizeof(segacd_context), 1);
2083 372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1146 uint32_t firmware_size;
372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1147 cd->rom = (uint16_t *)read_bundled_file("cdbios.bin", &firmware_size);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1148 uint32_t adjusted_size = nearest_pow2(firmware_size);
2083 372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1149 if (adjusted_size != firmware_size) {
372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1150 cd->rom = realloc(cd->rom, adjusted_size);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1151 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1152 cd->rom_mut = malloc(adjusted_size);
1503 a763523dadf4 Added code for initializing a combined Genesis + Sega CD system when a Sega CD ISO is loaded Michael Pavone <pavone@retrodev.com> parents: 1502 diff changeset	1153 byteswap_rom(adjusted_size, cd->rom);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1154 memcpy(cd->rom_mut, cd->rom, adjusted_size);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1155 cd->rom_mut[0x72/2] = 0xFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1156
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1157 //memset(info, 0, sizeof(*info));
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1158 //tern_node *db = get_rom_db();
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1159 //*info = configure_rom(db, media->buffer, media->size, media->chain ? media->chain->buffer : NULL, media->chain ? media->chain->size : 0, NULL, 0);
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1160
2083 372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1161 cd->prog_ram = calloc(512*1024, 1);
372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1162 cd->word_ram = calloc(256*1024, 1);
372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1163 cd->pcm_ram = calloc(64*1024, 1);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1164 //TODO: Load state from file
2083 372625dd9590 Persist BRAM to file. Load BIOS relative to blastem directory Michael Pavone <pavone@retrodev.com> parents: 2081 diff changeset	1165 cd->bram = calloc(8*1024, 1);
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1166
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1167
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1168 sub_cpu_map[0].buffer = sub_cpu_map[1].buffer = cd->prog_ram;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1169 sub_cpu_map[4].buffer = cd->bram;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1170 m68k_options *mopts = malloc(sizeof(m68k_options));
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1171 init_m68k_opts(mopts, sub_cpu_map, sizeof(sub_cpu_map) / sizeof(*sub_cpu_map), 4, sync_components);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1172 cd->m68k = init_68k_context(mopts, NULL);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1173 cd->m68k->system = cd;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1174 cd->int2_cycle = CYCLE_NEVER;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1175 cd->busreq = 1;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1176 cd->busack = 1;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1177 cd->need_reset = 1;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1178 cd->reset = 1; //active low, so reset is not active on start
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1179 cd->memptr_start_index = 0;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1180 cd->gate_array[1] = 1;
2080 bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	1181 cd->gate_array[GA_CDD_CTRL] = BIT_MUTE; //Data/mute flag is set on start
2065 02a9846668d1 Implement transfer of data from CDC to elsewhere. Other miscellaneous CDD/CDC improvements Michael Pavone <pavone@retrodev.com> parents: 2062 diff changeset	1182 lc8951_init(&cd->cdc, handle_cdc_byte, cd);
2061 7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	1183 if (media->chain && media->type != MEDIA_CDROM) {
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	1184 media = media->chain;
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	1185 }
7c1760b5b3e5 Implemented basic TOC functionality of CDD MCU Michael Pavone <pavone@retrodev.com> parents: 2058 diff changeset	1186 cdd_mcu_init(&cd->cdd, media);
2069 8e51c0c3f2e3 Initial attempt at implementing the Sega CD graphics hardware Michael Pavone <pavone@retrodev.com> parents: 2068 diff changeset	1187 cd_graphics_init(cd);
2080 bafb757e1cd2 Implement CD audio Michael Pavone <pavone@retrodev.com> parents: 2073 diff changeset	1188 cdd_fader_init(&cd->fader);
2081 cfd53c94fffb Initial stab at RF5C164 emulation Michael Pavone <pavone@retrodev.com> parents: 2080 diff changeset	1189 rf5c164_init(&cd->pcm, SCD_MCLKS, 4);
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1190 return cd;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1191 }
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1192
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1193 memmap_chunk segacd_main_cpu_map(segacd_context cd, uint8_t cart_boot, uint32_t *num_chunks)
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1194 {
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1195 static memmap_chunk main_cpu_map[] = {
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1196 {0x000000, 0x01FFFF, 0x01FFFF, .flags=MMAP_READ},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1197 {0x020000, 0x03FFFF, 0x01FFFF, .flags=MMAP_READ\|MMAP_WRITE\|MMAP_PTR_IDX\|MMAP_FUNC_NULL\|MMAP_CODE, .ptr_index = 0,
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1198 .read_16 = unmapped_prog_read16, .write_16 = unmapped_prog_write16, .read_8 = unmapped_prog_read8, .write_8 = unmapped_prog_write8},
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1199 {0x040000, 0x05FFFF, 0x01FFFF, .flags=MMAP_READ}, //first ROM alias
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1200 //TODO: additional ROM/prog RAM aliases
2057 88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1201 {0x200000, 0x21FFFF, 0x01FFFF, .flags=MMAP_READ\|MMAP_WRITE\|MMAP_PTR_IDX\|MMAP_FUNC_NULL\|MMAP_CODE, .ptr_index = 1,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1202 .read_16 = unmapped_word_read16, .write_16 = unmapped_word_write16, .read_8 = unmapped_word_read8, .write_8 = unmapped_word_write8},
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1203 {0x220000, 0x23FFFF, 0x01FFFF, .flags=MMAP_READ\|MMAP_WRITE\|MMAP_PTR_IDX\|MMAP_FUNC_NULL\|MMAP_CODE, .ptr_index = 2,
88deea42caf0 Fix a bunch of stuff to pass more mcd-verificator tests Michael Pavone <pavone@retrodev.com> parents: 2056 diff changeset	1204 .read_16 = cell_image_read16, .write_16 = cell_image_write16, .read_8 = cell_image_read8, .write_8 = cell_image_write8},
1504 95b3a1a8b26c Add mapping for gate array registers in main cpu map Michael Pavone <pavone@retrodev.com> parents: 1503 diff changeset	1205 {0xA12000, 0xA12FFF, 0xFFFFFF, .read_16 = main_gate_read16, .write_16 = main_gate_write16, .read_8 = main_gate_read8, .write_8 = main_gate_write8}
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1206 };
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1207 for (int i = 0; i < sizeof(main_cpu_map) / sizeof(*main_cpu_map); i++)
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1208 {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1209 if (main_cpu_map[i].start < 0x800000) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1210 if (cart_boot) {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1211 main_cpu_map[i].start \|= 0x400000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1212 main_cpu_map[i].end \|= 0x400000;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1213 } else {
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1214 main_cpu_map[i].start &= 0x3FFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1215 main_cpu_map[i].end &= 0x3FFFFF;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1216 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1217 }
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1218 }
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1219 //TODO: support BRAM cart
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1220 main_cpu_map[0].buffer = cd->rom_mut;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1221 main_cpu_map[2].buffer = cd->rom;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1222 main_cpu_map[1].buffer = cd->prog_ram;
2054 8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1223 main_cpu_map[3].buffer = cd->word_ram;
8ee7ecbf3f21 Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM Michael Pavone <pavone@retrodev.com> parents: 1504 diff changeset	1224 main_cpu_map[4].buffer = cd->word_ram + 0x10000;
1502 2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1225 num_chunks = sizeof(main_cpu_map) / sizeof(main_cpu_map);
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1226 return main_cpu_map;
2564b6ba2e12 Initial skeleton of Sega CD memory handlers Michael Pavone <pavone@retrodev.com> parents: 1467 diff changeset	1227 }

Mercurial > repos > blastem

annotate segacd.c @ 2083:372625dd9590